shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Albion Fung 3678df5ae6 [PowerPC][NFC] Add test case in preparation for codegen change 
This test case tests doubles inserted into vector ints,
and help make apparent the optimizations a future patch
will make.
2021-09-24 12:17:50 -05:00
..
AArch64
[AArch64] Rewrite ldst-unsignedimm.ll codegen test.
2021-09-24 09:08:59 +01:00
AMDGPU
[AMDGPU] Always reserve flat scratch SGPR for architected flat scratch
2021-09-24 09:46:31 -07:00
ARC
[ARC] Improve code generated for i32 ADDC/ADDE and SUBC/SUBE
2021-09-10 13:04:08 -07:00
ARM
[LiveIntervals] Fix repairOldRegInRange for simple def cases
2021-09-24 11:44:49 +01:00
AVR
[AVR] emit 'MCSA_Global' references to '__do_global_ctors' and '__do_global_dtors'
2021-08-05 10:37:36 +08:00
BPF
BPF: make 32bit register spill with 64bit alignment
2021-09-20 21:00:25 -07:00
Generic
Moved the test to X86 as it's x86 specific.
2021-08-31 14:48:29 -04:00
Hexagon
[LiveIntervals] Repair live intervals that gain subranges
2021-09-24 11:58:08 +01:00
Inputs
…
Lanai
[Lanai] implement wide immediate support
2021-09-10 10:54:43 +00:00
M68k
[M68k][test] Migrate the remaining fixup and relaxation tests
2021-09-04 16:27:13 -07:00
Mips
[GlobalISel] Improve elimination of dead instructions in legalizer
2021-09-20 13:00:58 +02:00
MIR
[Tests] Fix incorrect noalias metadata
2021-09-18 20:51:00 +02:00
MSP430
…
NVPTX
[NVPTX] Simplify and generalize constant printer.
2021-09-09 11:30:19 -07:00
PowerPC
[PowerPC][NFC] Add test case in preparation for codegen change
2021-09-24 12:17:50 -05:00
RISCV
[RISCV] (1/2) Add the tail policy argument to builtins/intrinsics.
2021-09-24 17:09:50 +08:00
SPARC
…
SystemZ
[SystemZ] Implement ISD::BITCAST for fp128 -> i128.
2021-09-24 10:26:45 +02:00
Thumb
[ARM] Implement target hook function to decide folding (mul (add x, c1), c2)
2021-09-07 15:42:43 +08:00
Thumb2
[LiveIntervals] Repair live intervals that gain subranges
2021-09-24 11:58:08 +01:00
VE
…
WebAssembly
[WebAssembly] Add prototype relaxed SIMD fma/fms instructions
2021-09-23 11:01:36 -07:00
WinCFGuard
…
WinEH
Fix SEH table addresses for Windows
2021-08-20 22:32:12 +03:00
X86
[X86][SSE] combineMulToPMADDWD - replace sext(v8i16) -> zext(v8i16)
2021-09-24 16:42:01 +01:00
XCore
…