llvm-project

History

Revert "[AMDGPU] Add IR LiveReg type-based optimization" (#97138 )

Part of #66838.

https://lab.llvm.org/buildbot/#/builders/52/builds/404
https://lab.llvm.org/buildbot/#/builders/55/builds/358
https://lab.llvm.org/buildbot/#/builders/164/builds/518

This reverts commit ded956440739ae326a99cbaef18ce4362e972679.

2024-06-28 23:18:26 -07:00

AArch64

DAG/GlobalISel: Set disjoint for or in copysign lowering (#97057 )

2024-06-28 23:03:39 +02:00

AMDGPU

Revert "[AMDGPU] Add IR LiveReg type-based optimization" (#97138 )

2024-06-28 23:18:26 -07:00

ARC

…

ARM

[ARM] Regenerate MIR test (NFC)

2024-06-26 15:40:10 +02:00

AVR

[MachineLICM] Hoist copies of constant physical register (#93285 )

2024-05-29 14:10:01 +08:00

BPF

[CodeGen] Use temp symbol for MBBs (#95031 )

2024-06-20 13:18:41 +02:00

CSKY

…

DirectX

[DirectX] Add stub PSV0 section (#96712 )

2024-06-26 11:15:34 -07:00

Generic

Revert "[CodeGen][NewPM] Port machine-branch-prob to new pass manager" (#96858 )

2024-06-27 15:00:17 +08:00

Hexagon

[llvm][CodeGen] Update checking method of loop-carried phi in window scheduler (#96288 )

2024-06-26 09:56:09 +08:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Ensure PseudoLA* can be hoisted (#94723 )

2024-06-25 18:53:17 +08:00

M68k

[M68k] Fix compilation pipeline check

2024-05-31 20:06:54 -04:00

Mips

Revert "Intrinsic: introduce minimumnum and maximumnum (#93841 )"

2024-06-21 08:34:04 +02:00

MIR

[LLVM][MIR] Support parsing bfloat immediates in MIR parser (#96010 )

2024-06-25 16:44:14 -04:00

MLRegAlloc

…

MSP430

…

NVPTX

[NVPTX] remove store.params of undef (#96940 )

2024-06-28 18:00:51 -07:00

PowerPC

[PowerPC] use r1 as the frame pointer when there is dynamic alloca

2024-06-20 22:26:52 -04:00

RISCV

[RISCV][test] Precommit test for non-power-of-2 VLS type code gen

2024-06-28 14:23:13 +08:00

SPARC

[NFC][SPARC] Fix typos and style mismatches

2024-06-19 21:44:48 +07:00

SPIRV

[SPIR-V] Support cl_ext_float_atomics and fix errors in definition of atomic_fetch_*_explicit builtins (#96767 )

2024-06-26 19:39:43 +02:00

SystemZ

[SystemZ] Address issue with supper large stack frames (#96318 )

2024-06-27 09:23:35 -04:00

Thumb

[ARM] r11 is reserved when using -mframe-chain=aapcs (#86951 )

2024-06-07 10:58:10 +01:00

Thumb2

[ARM] Add tan intrinsic lowering (#95439 )

2024-06-14 10:35:50 -04:00

…

WebAssembly

[WebAssembly] Split and tidy up target features test (#96735 )

2024-06-26 13:28:55 -07:00

WinCFGuard

…

WinEH

…

X86

[X86] computeKnownBitsForTargetNode - add handling for PMADDWD/PMADDUBSW nodes

2024-06-28 16:29:14 +01:00

XCore

…

Xtensa

[Xtensa] Lower GlobalAddress/BlockAddress/JumpTable (#95256 )

2024-06-25 12:21:33 +02:00