shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/mlir/lib/Target/LLVMIR
History
Tobias Gysi 18e5055db3
[mlir][LLVM] Improve function debug info import (#69446) 
This commit improves the import of function debug info by creating a
FileLineColLoc instead of just a NameLoc if possible.
2023-10-18 15:41:45 +02:00
..
Dialect
[OpenMP][mlir] Added num_teams, thread_limit translation to LLVM IR (#68821)
2023-10-15 13:17:46 -05:00
AttrKindDetail.h
Reland "[mlir][LLVM] Add all LLVM parameter attributes"
2023-01-31 09:11:02 +01:00
CMakeLists.txt
Reland: [MLIR][Transforms] Fix Mem2Reg removal order to respect dominance (#68877)
2023-10-12 16:47:06 +02:00
ConvertFromLLVMIR.cpp
[mlir] Avoid expensive LLVM IR import warnings
2023-06-26 06:40:11 +00:00
ConvertToLLVMIR.cpp
[mlir] Disentangle dialect and extension registrations.
2023-08-22 00:40:09 +00:00
DataLayoutImporter.cpp
[mlir] Add stack alignment to the data layout dialect.
2023-04-03 06:58:37 +00:00
DataLayoutImporter.h
[mlir] Add stack alignment to the data layout dialect.
2023-04-03 06:58:37 +00:00
DebugImporter.cpp
[mlir][LLVM] Improve function debug info import (#69446)
2023-10-18 15:41:45 +02:00
DebugImporter.h
[mlir][LLVM] Add support for DIModule metadata
2023-08-03 07:46:51 +00:00
DebugTranslation.cpp
Update some uses of getAttr() to be explicit about Inherent vs Discardable (NFC)
2023-09-12 01:33:47 -07:00
DebugTranslation.h
[mlir][LLVM] Add support for DIModule metadata
2023-08-03 07:46:51 +00:00
LoopAnnotationImporter.cpp
[mlir][LLVM] Convert access group metadata to using attributes instead of ops
2023-07-14 14:57:46 +02:00
LoopAnnotationImporter.h
[mlir][llvm] Remove the metadata op
2023-07-26 11:42:52 +00:00
LoopAnnotationTranslation.cpp
[mlir][LLVM] Convert access group metadata to using attributes instead of ops
2023-07-14 14:57:46 +02:00
LoopAnnotationTranslation.h
[mlir][llvm] Remove the metadata op
2023-07-26 11:42:52 +00:00
ModuleImport.cpp
[mlir] Fix '-Wunused' warning. NFC
2023-10-16 10:47:01 -04:00
ModuleTranslation.cpp
Reland: [MLIR][Transforms] Fix Mem2Reg removal order to respect dominance (#68877)
2023-10-12 16:47:06 +02:00
TypeFromLLVM.cpp
[mlir][LLVMIR] Fix identified structs with same name
2023-07-28 18:14:48 +02:00
TypeToLLVM.cpp
[mlir][llvm] Add LLVM TargetExtType
2023-05-30 15:55:45 +00:00