shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Pushpinder Singh 41d6669f1f [GlobalISel][AMDGPU] Lower G_SMULH/G_UMULH 
Reviewed By: arsenm, foad

Differential Revision: https://reviews.llvm.org/D85653
2020-09-23 22:25:29 -04:00
..
AArch64
[SelectionDAG][GISel] Make LegalizeDAG lower FNEG using integer ops.
2020-09-23 14:10:33 -07:00
AMDGPU
[GlobalISel][AMDGPU] Lower G_SMULH/G_UMULH
2020-09-23 22:25:29 -04:00
ARC
[ARC] Update brcc test.
2020-08-28 17:07:25 -07:00
ARM
[SelectionDAG][GISel] Make LegalizeDAG lower FNEG using integer ops.
2020-09-23 14:10:33 -07:00
AVR
…
BPF
…
Generic
[Intrinsics] define semantics for experimental fmax/fmin vector reductions
2020-09-12 09:10:28 -04:00
Hexagon
Revert "Reapply Revert "RegAllocFast: Rewrite and improve""
2020-09-22 14:40:06 +05:00
Inputs
…
Lanai
…
Mips
Revert "Reapply Revert "RegAllocFast: Rewrite and improve""
2020-09-22 14:40:06 +05:00
MIR
[MIRVRegNamer] Experimental MachineInstr stable hashing (Fowler-Noll-Vo)
2020-09-03 16:13:09 -04:00
MSP430
…
NVPTX
…
PowerPC
[PowerPC] Implement the 128-bit vec_[all|any]_[eq | ne | lt | gt | le | ge] builtins in Clang/LLVM
2020-09-23 16:49:40 -04:00
RISCV
[RISCV] Support Shadow Call Stack
2020-09-17 16:02:35 -07:00
SPARC
Revert "Reapply Revert "RegAllocFast: Rewrite and improve""
2020-09-22 14:40:06 +05:00
SystemZ
Revert "Reapply Revert "RegAllocFast: Rewrite and improve""
2020-09-22 14:40:06 +05:00
Thumb
…
Thumb2
[SelectionDAG][GISel] Make LegalizeDAG lower FNEG using integer ops.
2020-09-23 14:10:33 -07:00
VE
…
WebAssembly
[WebAssembly] Fix fixEndsAtEndOfFunction for try-catch
2020-09-08 09:27:40 -07:00
WinCFGuard
…
WinEH
…
X86
[SelectionDAG][GISel] Make LegalizeDAG lower FNEG using integer ops.
2020-09-23 14:10:33 -07:00
XCore
…