shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/Target/AArch64
History
Mark Murray 2b6691894a [ARM][AArch64] Adding Neoverse N2 CPU support 
Add support for the Neoverse N2 CPU to the ARM and AArch64 backends.

Differential Revision: https://reviews.llvm.org/D91695
2020-11-25 11:42:54 +00:00
..
AsmParser
llvmbuildectomy - replace llvm-build by plain cmake
2020-11-13 10:35:24 +01:00
Disassembler
llvmbuildectomy - replace llvm-build by plain cmake
2020-11-13 10:35:24 +01:00
GISel
[AArch64][GlobalISel] Add pre-isel lowering to convert p0 G_DUPs to use s64.
2020-11-23 22:59:35 -08:00
MCTargetDesc
Reapply "[CodeGen] [WinException] Only produce handler data at the end of the function if needed"
2020-11-23 23:17:03 +02:00
TargetInfo
llvmbuildectomy - replace llvm-build by plain cmake
2020-11-13 10:35:24 +01:00
Utils
llvmbuildectomy - replace llvm-build by plain cmake
2020-11-13 10:35:24 +01:00
AArch64.h
[AArch64][GlobalISel] Introduce a new post-isel optimization pass.
2020-10-23 10:18:36 -07:00
AArch64.td
[ARM][AArch64] Adding Neoverse N2 CPU support
2020-11-25 11:42:54 +00:00
AArch64A53Fix835769.cpp
…
AArch64A57FPLoadBalancing.cpp
…
AArch64AdvSIMDScalarPass.cpp
[AArch64] Update a code comment incorrectly referring to zero_reg. NFC
2020-08-20 14:36:59 +02:00
AArch64AsmPrinter.cpp
[llvm][clang][mlir] Add checks for the return values from Target::createXXX to prevent protential null deref
2020-11-21 21:04:12 -08:00
AArch64BranchTargets.cpp
[AArch64] PAC/BTI code generation for LLVM generated functions
2020-09-25 11:47:14 +01:00
AArch64CallingConvention.cpp
[SVE] Deal with SVE tuple call arguments correctly when running out of registers
2020-11-12 08:41:50 +00:00
AArch64CallingConvention.h
…
AArch64CallingConvention.td
[Alignment][NFC] Use Align for TargetCallingConv::OrigAlign
2020-06-25 13:21:22 +00:00
AArch64CleanupLocalDynamicTLSPass.cpp
…
AArch64CollectLOH.cpp
[AArch64] Fix CollectLOH creating an AdrpAdd LOH when there's a live used reg
2020-06-01 16:00:55 -07:00
AArch64Combine.td
[AArch64][GlobalISel] Port some AArch64 target specific MUL combines from SDAG.
2020-11-10 22:21:13 -08:00
AArch64CompressJumpTables.cpp
…
AArch64CondBrTuning.cpp
[AArch64CondBrTuning] Ignore debug insts when scanning for NZCV clobbers [10/14]
2020-04-22 17:03:40 -07:00
AArch64ConditionalCompares.cpp
DomTree: Remove getChildren() accessor
2020-07-06 21:58:11 +02:00
AArch64ConditionOptimizer.cpp
MachineBasicBlock::updateTerminator now requires an explicit layout successor.
2020-06-06 22:30:51 -04:00
AArch64DeadRegisterDefinitionsPass.cpp
…
AArch64ExpandImm.cpp
…
AArch64ExpandImm.h
…
AArch64ExpandPseudoInsts.cpp
[SVE] Fix invalid assert in expand_DestructiveOp.
2020-07-04 09:21:40 +00:00
AArch64FalkorHWPFFix.cpp
Small fixes for "[LoopInfo] empty() -> isInnermost(), add isOutermost()"
2020-09-22 23:59:34 +03:00
AArch64FastISel.cpp
[FastISel] update to use intrinsic's isCommutative(); NFC
2020-08-30 11:36:41 -04:00
AArch64FrameLowering.cpp
Fix speling in comments. NFC.
2020-11-23 14:43:24 +00:00
AArch64FrameLowering.h
[SVE] Return StackOffset for TargetFrameLowering::getFrameIndexReference.
2020-11-05 11:02:18 +00:00
AArch64GenRegisterBankInfo.def
…
AArch64InstrAtomics.td
…
AArch64InstrFormats.td
[SVE][CodeGen] Lower scalable fp_extend & fp_round operations
2020-10-01 12:17:37 +01:00
AArch64InstrGISel.td
[AArch64][GlobalISel] Add AArch64::G_DUPLANE[X] opcodes for lane duplicates.
2020-11-05 11:18:11 -08:00
AArch64InstrInfo.cpp
[NFCI] Replace AArch64StackOffset by StackOffset.
2020-11-04 08:49:00 +00:00
AArch64InstrInfo.h
[NFCI] Replace AArch64StackOffset by StackOffset.
2020-11-04 08:49:00 +00:00
AArch64InstrInfo.td
[SelectionDAG][ARM][AArch64][Hexagon][RISCV][X86] Add SDNPCommutative to fma and fmad nodes in tablegen. Remove explicit commuted patterns from targets.
2020-11-23 10:09:20 -08:00
AArch64ISelDAGToDAG.cpp
[AArch64][SVE] Fix umin/umax lowering to handle out of range imm.
2020-10-23 09:42:56 -07:00
AArch64ISelLowering.cpp
[SVE][CodeGen] Add a DAG combine to extend mscatter indices
2020-11-25 11:18:22 +00:00
AArch64ISelLowering.h
[SVE][CodeGen] Improve codegen of scalable masked scatters
2020-11-13 11:19:36 +00:00
AArch64LoadStoreOptimizer.cpp
[AArch64] Don't merge sp decrement into later stores when using WinCFI
2020-10-01 19:03:27 +03:00
AArch64MachineFunctionInfo.cpp
[AArch64] PAC/BTI code generation for LLVM generated functions
2020-09-25 11:47:14 +01:00
AArch64MachineFunctionInfo.h
[MTE] Pin the tagged base pointer to one of the stack slots.
2020-10-15 12:50:16 -07:00
AArch64MacroFusion.cpp
…
AArch64MacroFusion.h
…
AArch64MCInstLower.cpp
…
AArch64MCInstLower.h
…
AArch64PBQPRegAlloc.cpp
…
AArch64PBQPRegAlloc.h
…
AArch64PerfectShuffle.h
…
AArch64PfmCounters.td
…
AArch64PromoteConstant.cpp
[AArch64] Don't promote constants with float ConstantExpr.
2020-05-13 23:31:47 +01:00
AArch64RedundantCopyElimination.cpp
…
AArch64RegisterBanks.td
…
AArch64RegisterInfo.cpp
[SVE] Return StackOffset for TargetFrameLowering::getFrameIndexReference.
2020-11-05 11:02:18 +00:00
AArch64RegisterInfo.h
[AARCH64][RegisterCoalescer] clang miscompiles zero-extension to long long
2020-09-08 08:04:52 +01:00
AArch64RegisterInfo.td
[AArch64][SVE] Fix CFA calculation in presence of SVE objects.
2020-08-04 11:47:06 +01:00
AArch64SchedA53.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedA55.td
[AArch64] Cortex-A55 scheduler model
2020-09-21 10:54:32 +01:00
AArch64SchedA57.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedA57WriteRes.td
…
AArch64SchedCyclone.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedExynosM3.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedExynosM4.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedExynosM5.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedFalkor.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedFalkorDetails.td
…
AArch64SchedKryo.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedKryoDetails.td
…
AArch64SchedPredExynos.td
…
AArch64SchedPredicates.td
…
AArch64SchedThunderX2T99.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedThunderX3T110.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedThunderX.td
[AARch64] Add Marvell ThunderX3T110 support
2020-05-13 16:58:51 -07:00
AArch64SchedTSV110.td
[AArch64] Add pipeline model for HiSilicon's TSV110
2020-11-07 01:23:00 +03:00
AArch64Schedule.td
…
AArch64SelectionDAGInfo.cpp
[CodeGen] Refactor getMemBasePlusOffset & getObjectPtrOffset to accept a TypeSize
2020-08-11 12:17:10 +01:00
AArch64SelectionDAGInfo.h
[Alignment][NFC] Migrate SelectionDAGTargetInfo::EmitTargetCodeForMemset to Align
2020-06-30 12:46:26 +00:00
AArch64SIMDInstrOpt.cpp
[AArch64] reuse another map iterator. NFC
2020-09-28 11:30:21 -07:00
AArch64SLSHardening.cpp
[NFC] Clean up uses of MachineModuleInfoWrapperPass
2020-07-01 09:45:05 -07:00
AArch64SpeculationHardening.cpp
…
AArch64StackTagging.cpp
Use cast<> instead of dyn_cast<> as we dereference the pointer immediately. NFCI.
2020-10-30 14:33:20 +00:00
AArch64StackTaggingPreRA.cpp
[MTE] Pin the tagged base pointer to one of the stack slots.
2020-10-15 12:50:16 -07:00
AArch64StorePairSuppress.cpp
…
AArch64Subtarget.cpp
[ARM][AArch64] Adding Neoverse N2 CPU support
2020-11-25 11:42:54 +00:00
AArch64Subtarget.h
[ARM][AArch64] Adding Neoverse N2 CPU support
2020-11-25 11:42:54 +00:00
AArch64SVEInstrInfo.td
[SVE][CodeGen] Lower scalable masked scatters
2020-11-11 11:50:22 +00:00
AArch64SystemOperands.td
[AArch64] Enable RAS 1.1 system registers in all AArch64
2020-11-10 12:13:33 +00:00
AArch64TargetMachine.cpp
[AArch64][GlobalISel] Introduce a new post-isel optimization pass.
2020-10-23 10:18:36 -07:00
AArch64TargetMachine.h
Support addrspacecast initializers with isNoopAddrSpaceCast
2020-07-31 10:42:43 -04:00
AArch64TargetObjectFile.cpp
…
AArch64TargetObjectFile.h
[llvm][ELF][AArch64] Handle R_AARCH64_PLT32 relocation
2020-06-10 11:34:16 -07:00
AArch64TargetTransformInfo.cpp
[AArch64] Add check for widening instruction for SVE.
2020-11-16 12:30:08 +00:00
AArch64TargetTransformInfo.h
[AArch64]Add memory op cost model for SVE
2020-11-11 12:49:19 +00:00
CMakeLists.txt
llvmbuildectomy - replace llvm-build by plain cmake
2020-11-13 10:35:24 +01:00
SVEInstrFormats.td
[AArch64][SVE] Fix umin/umax lowering to handle out of range imm.
2020-10-23 09:42:56 -07:00
SVEIntrinsicOpts.cpp
[SVE] Fix bug in SVEIntrinsicOpts::optimizePTest
2020-08-14 07:57:21 +01:00