b8e1544b9d
The patch adds SPIRVPrepareFunctions pass, which modifies function signatures containing aggregate arguments and/or return values before IR translation. Information about the original signatures is stored in metadata. It is used during call lowering to restore correct SPIR-V types of function arguments and return values. This pass also substitutes some llvm intrinsic calls to function calls, generating the necessary functions in the module, as the SPIRV translator does. The patch also includes changes in other modules, fixing errors and enabling many SPIR-V features that were omitted earlier. And 15 LIT tests are also added to demonstrate the new functionality. Differential Revision: https://reviews.llvm.org/D129730 Co-authored-by: Aleksandr Bezzubikov <zuban32s@gmail.com> Co-authored-by: Michal Paszkowski <michal.paszkowski@outlook.com> Co-authored-by: Andrey Tretyakov <andrey1.tretyakov@intel.com> Co-authored-by: Konrad Trifunovic <konrad.trifunovic@intel.com>
90 lines
3.5 KiB
C++
90 lines
3.5 KiB
C++
//===--- SPIRVUtils.h ---- SPIR-V Utility Functions -------------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains miscellaneous utility functions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_SPIRV_SPIRVUTILS_H
|
|
#define LLVM_LIB_TARGET_SPIRV_SPIRVUTILS_H
|
|
|
|
#include "MCTargetDesc/SPIRVBaseInfo.h"
|
|
#include "llvm/IR/IRBuilder.h"
|
|
#include <string>
|
|
|
|
namespace llvm {
|
|
class MCInst;
|
|
class MachineFunction;
|
|
class MachineInstr;
|
|
class MachineInstrBuilder;
|
|
class MachineIRBuilder;
|
|
class MachineRegisterInfo;
|
|
class Register;
|
|
class StringRef;
|
|
class SPIRVInstrInfo;
|
|
} // namespace llvm
|
|
|
|
// Add the given string as a series of integer operand, inserting null
|
|
// terminators and padding to make sure the operands all have 32-bit
|
|
// little-endian words.
|
|
void addStringImm(const llvm::StringRef &Str, llvm::MCInst &Inst);
|
|
void addStringImm(const llvm::StringRef &Str, llvm::MachineInstrBuilder &MIB);
|
|
void addStringImm(const llvm::StringRef &Str, llvm::IRBuilder<> &B,
|
|
std::vector<llvm::Value *> &Args);
|
|
|
|
// Read the series of integer operands back as a null-terminated string using
|
|
// the reverse of the logic in addStringImm.
|
|
std::string getStringImm(const llvm::MachineInstr &MI, unsigned StartIndex);
|
|
|
|
// Add the given numerical immediate to MIB.
|
|
void addNumImm(const llvm::APInt &Imm, llvm::MachineInstrBuilder &MIB);
|
|
|
|
// Add an OpName instruction for the given target register.
|
|
void buildOpName(llvm::Register Target, const llvm::StringRef &Name,
|
|
llvm::MachineIRBuilder &MIRBuilder);
|
|
|
|
// Add an OpDecorate instruction for the given Reg.
|
|
void buildOpDecorate(llvm::Register Reg, llvm::MachineIRBuilder &MIRBuilder,
|
|
llvm::SPIRV::Decoration Dec,
|
|
const std::vector<uint32_t> &DecArgs,
|
|
llvm::StringRef StrImm = "");
|
|
void buildOpDecorate(llvm::Register Reg, llvm::MachineInstr &I,
|
|
const llvm::SPIRVInstrInfo &TII,
|
|
llvm::SPIRV::Decoration Dec,
|
|
const std::vector<uint32_t> &DecArgs,
|
|
llvm::StringRef StrImm = "");
|
|
|
|
// Convert a SPIR-V storage class to the corresponding LLVM IR address space.
|
|
unsigned storageClassToAddressSpace(llvm::SPIRV::StorageClass SC);
|
|
|
|
// Convert an LLVM IR address space to a SPIR-V storage class.
|
|
llvm::SPIRV::StorageClass addressSpaceToStorageClass(unsigned AddrSpace);
|
|
|
|
llvm::SPIRV::MemorySemantics
|
|
getMemSemanticsForStorageClass(llvm::SPIRV::StorageClass SC);
|
|
|
|
llvm::SPIRV::MemorySemantics getMemSemantics(llvm::AtomicOrdering Ord);
|
|
|
|
// Find def instruction for the given ConstReg, walking through
|
|
// spv_track_constant and ASSIGN_TYPE instructions. Updates ConstReg by def
|
|
// of OpConstant instruction.
|
|
llvm::MachineInstr *
|
|
getDefInstrMaybeConstant(llvm::Register &ConstReg,
|
|
const llvm::MachineRegisterInfo *MRI);
|
|
|
|
// Get constant integer value of the given ConstReg.
|
|
uint64_t getIConstVal(llvm::Register ConstReg,
|
|
const llvm::MachineRegisterInfo *MRI);
|
|
|
|
// Check if MI is a SPIR-V specific intrinsic call.
|
|
bool isSpvIntrinsic(llvm::MachineInstr &MI, llvm::Intrinsic::ID IntrinsicID);
|
|
|
|
// Get type of i-th operand of the metadata node.
|
|
llvm::Type *getMDOperandAsType(const llvm::MDNode *N, unsigned I);
|
|
#endif // LLVM_LIB_TARGET_SPIRV_SPIRVUTILS_H
|