shylie/llvm-project

History

Ivan Butygin f60cc63e8c

[mlir][rocdl] Add s.sleep intrinsic (#147936 )

2025-07-10 19:27:02 +03:00

..

benchmark/python

…

[MLIR][IRDL][CMake] CMake fixes for cross-compilation (#145672 )

2025-07-04 13:04:33 +02:00

[MLIR][Linalg] Remove elemwise_unary and elemwise_binary (#147082 )

2025-07-07 12:33:55 +01:00

[mlir][examples] Use {} instead of std::nullopt (NFC) (#146949 )

2025-07-03 15:49:43 -07:00

[mlir][rocdl] Add s.sleep intrinsic (#147936 )

2025-07-10 19:27:02 +03:00

[mlir][OpenMP] fix compilation warning (#147987 )

2025-07-10 08:50:19 -07:00

[MLIR][Transform] Introduce transform.tune.knob op (#146732 )

2025-07-08 11:00:34 +01:00

[mlir][rocdl] Add s.sleep intrinsic (#147936 )

2025-07-10 19:27:02 +03:00

[mlir-tblgen] Emit named operand indices (#146839 )

2025-07-04 17:15:11 +02:00

[mlir][AffineExpr] Order arguments in the commutative affine exprs (#146895 )

2025-07-04 23:34:07 +03:00

[MLIR][VSCode] update packages to fix CVE-2022-25883 and CVE-2022-3517 (#144479 )

2025-06-17 09:53:11 +01:00

.clang-format

…

.clang-tidy

…

CMakeLists.txt

[mlir][python] add MLIR_BINDINGS_PYTHON_INSTALL_PREFIX to make bindings install dir configurable (#124878 )

2025-06-23 15:49:01 -04:00

LICENSE.TXT

…

README.md

…

README.md

Multi-Level Intermediate Representation

See https://mlir.llvm.org/ for more information.