3e0bf1c7a9
D25618 added a method to verify the instruction predicates for an emitted instruction, through verifyInstructionPredicates added into <Target>MCCodeEmitter::encodeInstruction. This is a very useful idea, but the implementation inside MCCodeEmitter made it only fire for object files, not assembly which most of the llvm test suite uses. This patch moves the code into the <Target>_MC::verifyInstructionPredicates method, inside the InstrInfo. The allows it to be called from other places, such as in this patch where it is called from the <Target>AsmPrinter::emitInstruction methods which should trigger for both assembly and object files. It can also be called from other places such as verifyInstruction, but that is not done here (it tends to catch errors earlier, but in reality just shows all the mir tests that have incorrect feature predicates). The interface was also simplified slightly, moving computeAvailableFeatures into the function so that it does not need to be called externally. The ARM, AMDGPU (but not R600), AVR, Mips and X86 backends all currently show errors in the test-suite, so have been disabled with FIXME comments. Recommitted with some fixes for the leftover MCII variables in release builds. Differential Revision: https://reviews.llvm.org/D129506
115 lines
3.9 KiB
C++
115 lines
3.9 KiB
C++
//===-- VEMCTargetDesc.cpp - VE Target Descriptions -----------------------===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file provides VE specific target descriptions.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "VEMCTargetDesc.h"
|
|
#include "TargetInfo/VETargetInfo.h"
|
|
#include "VEInstPrinter.h"
|
|
#include "VEMCAsmInfo.h"
|
|
#include "VETargetStreamer.h"
|
|
#include "llvm/MC/MCInstrInfo.h"
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
|
#include "llvm/MC/MCSubtargetInfo.h"
|
|
#include "llvm/MC/TargetRegistry.h"
|
|
#include "llvm/Support/ErrorHandling.h"
|
|
|
|
using namespace llvm;
|
|
|
|
#define GET_INSTRINFO_MC_DESC
|
|
#define ENABLE_INSTR_PREDICATE_VERIFIER
|
|
#include "VEGenInstrInfo.inc"
|
|
|
|
#define GET_SUBTARGETINFO_MC_DESC
|
|
#include "VEGenSubtargetInfo.inc"
|
|
|
|
#define GET_REGINFO_MC_DESC
|
|
#include "VEGenRegisterInfo.inc"
|
|
|
|
static MCAsmInfo *createVEMCAsmInfo(const MCRegisterInfo &MRI, const Triple &TT,
|
|
const MCTargetOptions &Options) {
|
|
MCAsmInfo *MAI = new VEELFMCAsmInfo(TT);
|
|
unsigned Reg = MRI.getDwarfRegNum(VE::SX11, true);
|
|
MCCFIInstruction Inst = MCCFIInstruction::cfiDefCfa(nullptr, Reg, 0);
|
|
MAI->addInitialFrameState(Inst);
|
|
return MAI;
|
|
}
|
|
|
|
static MCInstrInfo *createVEMCInstrInfo() {
|
|
MCInstrInfo *X = new MCInstrInfo();
|
|
InitVEMCInstrInfo(X);
|
|
return X;
|
|
}
|
|
|
|
static MCRegisterInfo *createVEMCRegisterInfo(const Triple &TT) {
|
|
MCRegisterInfo *X = new MCRegisterInfo();
|
|
InitVEMCRegisterInfo(X, VE::SX10);
|
|
return X;
|
|
}
|
|
|
|
static MCSubtargetInfo *createVEMCSubtargetInfo(const Triple &TT, StringRef CPU,
|
|
StringRef FS) {
|
|
if (CPU.empty())
|
|
CPU = "generic";
|
|
return createVEMCSubtargetInfoImpl(TT, CPU, /*TuneCPU=*/CPU, FS);
|
|
}
|
|
|
|
static MCTargetStreamer *
|
|
createObjectTargetStreamer(MCStreamer &S, const MCSubtargetInfo &STI) {
|
|
return new VETargetELFStreamer(S);
|
|
}
|
|
|
|
static MCTargetStreamer *createTargetAsmStreamer(MCStreamer &S,
|
|
formatted_raw_ostream &OS,
|
|
MCInstPrinter *InstPrint,
|
|
bool isVerboseAsm) {
|
|
return new VETargetAsmStreamer(S, OS);
|
|
}
|
|
|
|
static MCInstPrinter *createVEMCInstPrinter(const Triple &T,
|
|
unsigned SyntaxVariant,
|
|
const MCAsmInfo &MAI,
|
|
const MCInstrInfo &MII,
|
|
const MCRegisterInfo &MRI) {
|
|
return new VEInstPrinter(MAI, MII, MRI);
|
|
}
|
|
|
|
extern "C" LLVM_EXTERNAL_VISIBILITY void LLVMInitializeVETargetMC() {
|
|
// Register the MC asm info.
|
|
RegisterMCAsmInfoFn X(getTheVETarget(), createVEMCAsmInfo);
|
|
|
|
for (Target *T : {&getTheVETarget()}) {
|
|
// Register the MC instruction info.
|
|
TargetRegistry::RegisterMCInstrInfo(*T, createVEMCInstrInfo);
|
|
|
|
// Register the MC register info.
|
|
TargetRegistry::RegisterMCRegInfo(*T, createVEMCRegisterInfo);
|
|
|
|
// Register the MC subtarget info.
|
|
TargetRegistry::RegisterMCSubtargetInfo(*T, createVEMCSubtargetInfo);
|
|
|
|
// Register the MC Code Emitter.
|
|
TargetRegistry::RegisterMCCodeEmitter(*T, createVEMCCodeEmitter);
|
|
|
|
// Register the asm backend.
|
|
TargetRegistry::RegisterMCAsmBackend(*T, createVEAsmBackend);
|
|
|
|
// Register the object target streamer.
|
|
TargetRegistry::RegisterObjectTargetStreamer(*T,
|
|
createObjectTargetStreamer);
|
|
|
|
// Register the asm streamer.
|
|
TargetRegistry::RegisterAsmTargetStreamer(*T, createTargetAsmStreamer);
|
|
|
|
// Register the MCInstPrinter
|
|
TargetRegistry::RegisterMCInstPrinter(*T, createVEMCInstPrinter);
|
|
}
|
|
}
|