0408b131eb
Integer legalization already supported splitting the output integer of
llround and llrint, but did not support this for lround and lrint yet.
This is not a problem for 32-bit architectures, but for 8/16-bit
architectures like AVR it results in a crash like this:
ExpandIntegerResult #0: t7: i32 = lround t6
LLVM ERROR: Do not know how to expand the result of this operator!
This patch simply add lrint/lround to the list of ISD opcodes to expand.
Fixes https://github.com/llvm/llvm-project/issues/59573.
Differential Revision: https://reviews.llvm.org/D140822
26 lines
708 B
LLVM
26 lines
708 B
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=avr -mcpu=atmega328p | FileCheck %s
|
|
|
|
define i64 @testmsxs_builtin(float %x) {
|
|
; CHECK-LABEL: testmsxs_builtin:
|
|
; CHECK: ; %bb.0: ; %entry
|
|
; CHECK-NEXT: call llrintf
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%0 = tail call i64 @llvm.llrint.f32(float %x)
|
|
ret i64 %0
|
|
}
|
|
|
|
define i64 @testmsxd_builtin(double %x) {
|
|
; CHECK-LABEL: testmsxd_builtin:
|
|
; CHECK: ; %bb.0: ; %entry
|
|
; CHECK-NEXT: call llrint
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%0 = tail call i64 @llvm.llrint.f64(double %x)
|
|
ret i64 %0
|
|
}
|
|
|
|
declare i64 @llvm.llrint.f32(float) nounwind readnone
|
|
declare i64 @llvm.llrint.f64(double) nounwind readnone
|