This patch adds support for fneg, fabs, fadd, fsub, fdiv, fmul.
Note that this only adds freg->freg addressing mode. memory->reg addressing mode will be introduced once the infrastructure is ready.
Reviewed By: myhsu
Differential Revision: https://reviews.llvm.org/D148255