shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
David Green b7d3a2b62f [ARM] Mark i64 and f64 shuffles as Custom for MVE 
This way they get lowered through the ARMISD::BUILD_VECTOR, which can
produce more efficient D register moves.

Also helps D115653 not get stuck in a loop.
2022-02-06 16:17:06 +00:00
..
AArch64
[DAGCombiner] Fold vecreduce_or/and if operand is insert_subvector.
2022-02-05 14:35:53 +00:00
AMDGPU
AMDGPU: Don't clobber source register for V_SET_INACTIVE_*
2022-02-06 12:38:26 +08:00
ARC
…
ARM
Revert "[SimplifyCFG] Start redesigning FoldTwoEntryPHINode()."
2022-02-03 12:32:50 +03:00
AVR
[AVR][NFC] Make atomics tests easier to read
2022-02-02 09:10:39 +01:00
BPF
…
CSKY
[CSKY] Add floating operation support including float and double
2022-01-27 15:54:04 +08:00
Generic
[Statepoint] Update gc.statepoint calls in tests with elementtype (NFC)
2022-02-04 14:15:41 +01:00
Hexagon
[Hexagon] Punt on registers without reaching defs in addr mode opt
2022-02-01 09:52:59 -08:00
Inputs
…
Lanai
…
M68k
[M68k][GlobalISel] Legalize more instruction in M68k Legalizer.
2022-01-29 09:59:58 +08:00
Mips
[XRay][test] Clean up llc RUN lines
2022-01-21 17:00:03 -08:00
MIR
[AMDGPU] Use new target MMO flag MONoClobber
2022-02-02 17:12:36 +00:00
MLRegalloc
[NFC] These tests require a default target
2022-02-01 13:18:39 -06:00
MSP430
…
NVPTX
[NVPTX] Remove fmin/fmax.NaN.f64 again
2022-01-28 07:46:16 +01:00
PowerPC
[AIX][PowerPC][PGO] Generate .ref for some PGO sections
2022-02-05 06:34:20 -05:00
RISCV
[RISCV] Add signext test for llvm.abs.i32 for rv64 Zbb.
2022-02-05 21:26:47 -08:00
SPARC
…
SystemZ
[SystemZ] Don't shrink 64-bit FP constants.
2022-01-27 16:14:53 -06:00
Thumb
…
Thumb2
[ARM] Mark i64 and f64 shuffles as Custom for MVE
2022-02-06 16:17:06 +00:00
VE
[VE] Packed v512i32 isel and tests
2022-02-03 11:01:54 +01:00
WebAssembly
[WebAssembly] Refactor and fix emission of external IR global decls
2022-02-04 22:01:46 +01:00
WinCFGuard
…
WinEH
…
X86
[X86] Fold ZERO_EXTEND_VECTOR_INREG(BUILD_VECTOR(X,Y,?,?)) -> BUILD_VECTOR(X,0,Y,0)
2022-02-06 12:53:11 +00:00
XCore
…