Kazushi (Jam) Marukawa f92e0d9384 [VE] Optimize trunc related instructions
Change to not generate truncate instructions if all use of a truncate
operation don't care about higher bits.  For example, an i32 add
instruction doesn't care about higher 32 bits in 64 bit registers.
Updates regression tests also.

Reviewed By: simoll

Differential Revision: https://reviews.llvm.org/D85418
2020-08-07 09:21:05 +09:00

40 lines
1.0 KiB
LLVM

; RUN: llc < %s -mtriple=ve-unknown-unknown | FileCheck %s
; Function Attrs: noinline nounwind optnone
define dso_local i64 @bitcastd2l(double %x) {
; CHECK-LABEL: bitcastd2l:
; CHECK: .LBB{{[0-9]+}}_2:
; CHECK-NEXT: or %s11, 0, %s9
%r = bitcast double %x to i64
ret i64 %r
}
; Function Attrs: noinline nounwind optnone
define dso_local double @bitcastl2d(i64 %x) {
; CHECK-LABEL: bitcastl2d:
; CHECK: .LBB{{[0-9]+}}_2:
; CHECK-NEXT: or %s11, 0, %s9
%r = bitcast i64 %x to double
ret double %r
}
; Function Attrs: noinline nounwind optnone
define dso_local float @bitcastw2f(i32 %x) {
; CHECK-LABEL: bitcastw2f:
; CHECK: .LBB{{[0-9]+}}_2:
; CHECK-NEXT: sll %s0, %s0, 32
; CHECK-NEXT: or %s11, 0, %s9
%r = bitcast i32 %x to float
ret float %r
}
; Function Attrs: noinline nounwind optnone
define dso_local i32 @bitcastf2w(float %x) {
; CHECK-LABEL: bitcastf2w:
; CHECK: .LBB{{[0-9]+}}_2:
; CHECK-NEXT: sra.l %s0, %s0, 32
; CHECK-NEXT: or %s11, 0, %s9
%r = bitcast float %x to i32
ret i32 %r
}