shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/lib/Target/AMDGPU
History
Tom Stellard d488605ed3 AMDGPU/SI: Add Fiji support 
Patch by: Alex Deucher

llvm-svn: 244255
2015-08-06 19:43:02 +00:00
..
AsmParser
AMDGPU/SI: Add support for 32-bit immediate SMRD offsets on CI
2015-08-06 19:28:38 +00:00
InstPrinter
…
MCTargetDesc
AMDGPU: Fix unreachable when emitting binary debug info
2015-07-30 17:03:08 +00:00
TargetInfo
…
Utils
AMDGPU/SI: Update amd_kernel_code_t definition and add assembler support
2015-06-26 21:58:31 +00:00
AMDGPU.h
…
AMDGPU.td
AMDPGU/SI: Use AssertZext node to mask high bit for scratch offsets
2015-07-16 19:40:07 +00:00
AMDGPUAlwaysInlinePass.cpp
AMDGPU: Minor cleanups to always inline pass
2015-07-13 19:08:36 +00:00
AMDGPUAsmPrinter.cpp
AMDGPU/SI: Update amd_kernel_code_t definition and add assembler support
2015-06-26 21:58:31 +00:00
AMDGPUAsmPrinter.h
AMDGPU/SI: Emit amd_kernel_code_t in EmitFunctionBodyStart()
2015-06-26 21:14:58 +00:00
AMDGPUCallingConv.td
…
AMDGPUFrameLowering.cpp
…
AMDGPUFrameLowering.h
…
AMDGPUInstrInfo.cpp
Fix broken ArrayRef conversion from r243497.
2015-07-28 23:34:27 +00:00
AMDGPUInstrInfo.h
MIR Serialization: Serialize the target index machine operands.
2015-07-28 23:02:45 +00:00
AMDGPUInstrInfo.td
…
AMDGPUInstructions.td
…
AMDGPUIntrinsicInfo.cpp
…
AMDGPUIntrinsicInfo.h
…
AMDGPUIntrinsics.td
…
AMDGPUISelDAGToDAG.cpp
AMDGPU/SI: Add support for 32-bit immediate SMRD offsets on CI
2015-08-06 19:28:38 +00:00
AMDGPUISelLowering.cpp
AMDGPU: Avoid using 64-bit shift for i64 (shl x, 32)
2015-07-14 18:20:33 +00:00
AMDGPUISelLowering.h
AMDGPU: Fix return type of getImplicitParameterOffset.
2015-07-28 18:09:55 +00:00
AMDGPUMachineFunction.cpp
…
AMDGPUMachineFunction.h
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
2015-06-23 09:49:53 +00:00
AMDGPUMCInstLower.cpp
…
AMDGPUMCInstLower.h
…
AMDGPUPromoteAlloca.cpp
De-constify pointers to Type since they can't be modified. NFC
2015-08-01 22:20:21 +00:00
AMDGPURegisterInfo.cpp
…
AMDGPURegisterInfo.h
…
AMDGPURegisterInfo.td
AMDGPU: Set SubRegIndex size and offset
2015-07-30 17:03:11 +00:00
AMDGPUSubtarget.cpp
AMDPGU/SI: Use AssertZext node to mask high bit for scratch offsets
2015-07-16 19:40:07 +00:00
AMDGPUSubtarget.h
AMDPGU/SI: Use AssertZext node to mask high bit for scratch offsets
2015-07-16 19:40:07 +00:00
AMDGPUTargetMachine.cpp
AMDGPU/SI: Fix read2 merging into a super register.
2015-07-14 17:57:36 +00:00
AMDGPUTargetMachine.h
…
AMDGPUTargetTransformInfo.cpp
…
AMDGPUTargetTransformInfo.h
Make TargetTransformInfo keeping a reference to the Module DataLayout
2015-07-09 02:08:42 +00:00
AMDILCFGStructurizer.cpp
AMDGPU/R600: Remove unused variable
2015-07-16 16:13:34 +00:00
AMDKernelCodeT.h
AMDGPU/SI: Update amd_kernel_code_t definition and add assembler support
2015-06-26 21:58:31 +00:00
CaymanInstructions.td
…
CIInstructions.td
…
CMakeLists.txt
AMDGPU/SI: Add hsa code object directives
2015-06-26 21:15:07 +00:00
EvergreenInstructions.td
…
LLVMBuild.txt
AMDGPU/SI: Add hsa code object directives
2015-06-26 21:15:07 +00:00
Makefile
AMDGPU/SI: Add hsa code object directives
2015-06-26 21:15:07 +00:00
Processors.td
AMDGPU/SI: Add Fiji support
2015-08-06 19:43:02 +00:00
R600ClauseMergePass.cpp
…
R600ControlFlowFinalizer.cpp
…
R600Defines.h
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
2015-06-23 09:49:53 +00:00
R600EmitClauseMarkers.cpp
…
R600ExpandSpecialInstrs.cpp
…
R600InstrFormats.td
…
R600InstrInfo.cpp
Replace copy-pasted debug value skipping with MBB::getLastNonDebugInstr
2015-06-25 13:28:24 +00:00
R600InstrInfo.h
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
2015-06-23 09:49:53 +00:00
R600Instructions.td
…
R600Intrinsics.td
…
R600ISelLowering.cpp
Add missing break in switch case in R600ISelLowering
2015-07-16 06:23:12 +00:00
R600ISelLowering.h
Make TargetLowering::getPointerTy() taking DataLayout as an argument
2015-07-09 02:09:04 +00:00
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
2015-06-23 09:49:53 +00:00
R600MachineScheduler.cpp
…
R600MachineScheduler.h
…
R600OptimizeVectorRegisters.cpp
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
2015-06-23 09:49:53 +00:00
R600Packetizer.cpp
…
R600RegisterInfo.cpp
…
R600RegisterInfo.h
…
R600RegisterInfo.td
…
R600Schedule.td
…
R600TextureIntrinsicsReplacer.cpp
Revert r240137 (Fixed/added namespace ending comments using clang-tidy. NFC)
2015-06-23 09:49:53 +00:00
R700Instructions.td
…
SIAnnotateControlFlow.cpp
[PM/AA] Remove all of the dead AliasAnalysis pointers being threaded
2015-07-22 09:52:54 +00:00
SIDefines.h
AMDGPU/SI: Update amd_kernel_code_t definition and add assembler support
2015-06-26 21:58:31 +00:00
SIFixControlFlowLiveIntervals.cpp
…
SIFixSGPRCopies.cpp
…
SIFixSGPRLiveRanges.cpp
…
SIFoldOperands.cpp
AMDGPU/SI: Select mad patterns to v_mac_f32
2015-07-13 15:47:57 +00:00
SIInsertWaits.cpp
…
SIInstrFormats.td
AMDGPU/SI: Add support for 32-bit immediate SMRD offsets on CI
2015-08-06 19:28:38 +00:00
SIInstrInfo.cpp
AMDGPU/SI: Remove EXECReg
2015-08-05 16:42:57 +00:00
SIInstrInfo.h
AMDGPU/SI: Remove EXECReg
2015-08-05 16:42:57 +00:00
SIInstrInfo.td
AMDGPU/SI: Add support for 32-bit immediate SMRD offsets on CI
2015-08-06 19:28:38 +00:00
SIInstructions.td
AMDGPU/SI: Add support for 32-bit immediate SMRD offsets on CI
2015-08-06 19:28:38 +00:00
SIIntrinsics.td
…
SIISelLowering.cpp
De-constify pointers to Type since they can't be modified. NFC
2015-08-01 22:20:21 +00:00
SIISelLowering.h
AMDGPU/SI: Add VI patterns to select FLAT instructions for global memory ops
2015-07-20 14:28:41 +00:00
SILoadStoreOptimizer.cpp
AMDGPU/SI: Fix read2 merging into a super register.
2015-07-14 17:57:36 +00:00
SILowerControlFlow.cpp
AMDGPU/SI: Remove EXECReg
2015-08-05 16:42:57 +00:00
SILowerI1Copies.cpp
…
SIMachineFunctionInfo.cpp
MachineRegisterInfo: Remove UsedPhysReg infrastructure
2015-07-14 17:52:07 +00:00
SIMachineFunctionInfo.h
…
SIPrepareScratchRegs.cpp
MachineRegisterInfo: Remove UsedPhysReg infrastructure
2015-07-14 17:52:07 +00:00
SIRegisterInfo.cpp
AMDGPU: Remove SCCReg.
2015-08-05 16:42:54 +00:00
SIRegisterInfo.h
…
SIRegisterInfo.td
AMDGPU/SI: Remove EXECReg
2015-08-05 16:42:57 +00:00
SISchedule.td
…
SIShrinkInstructions.cpp
AMDGPU/SI: Add support for shrinking v_cndmask_b32_e32 instructions
2015-07-14 14:15:03 +00:00
SITypeRewriter.cpp
…
VIInstrFormats.td
…
VIInstructions.td
AMDGPU/SI: Add VI patterns to select FLAT instructions for global memory ops
2015-07-20 14:28:41 +00:00