llvm-project/llvm/test/CodeGen/SPIRV/pointers/getelementptr-bitcast-load.ll
Steven Perron 35dfeb7b4d
[SPIRV] Enable DCE in instruction selection and update tests (#168428)
The instruction selection pass for SPIR-V now performs dead code
elimination (DCE).
This change removes unused instructions, leading to more optimized
SPIR-V output.

As a consequence of this, several tests were updated to ensure their
continued
correctness and to prevent previously tested code from being optimized
away.
Specifically:
- Many tests now store computed values into global variables to ensure
they are
  not eliminated by DCE, allowing their code generation to be verified.
- The test `keep-tracked-const.ll` was removed because it no longer
tested
its original intent. The check statements in this test were for
constants
generated when expanding a G_TRUNC instruction, which is now removed by
DCE
  instead of being expanded.
- A new test, `remove-dead-type-intrinsics.ll`, was added to confirm
that dead
  struct types are correctly removed by the compiler.

These updates improve the SPIR-V backends optimization capabilities and
maintain the robustness of the test suite.

---------

Co-authored-by: Nathan Gauër <github@keenuts.net>
2025-11-26 09:51:59 -05:00

39 lines
1.6 KiB
LLVM

; RUN: llc -verify-machineinstrs -O0 -mtriple=spirv64-unknown-unknown %s -o - | FileCheck %s
; RUN: %if spirv-tools %{ llc -O0 -mtriple=spirv64-unknown-unknown %s -o - -filetype=obj | spirv-val %}
; CHECK-DAG: %[[#INT8:]] = OpTypeInt 8 0
; CHECK-DAG: %[[#VEC3:]] = OpTypeVector %[[#INT8]] 3
; CHECK-DAG: %[[#VEC4:]] = OpTypeVector %[[#INT8]] 4
; CHECK-DAG: %[[#PTR_VEC3:]] = OpTypePointer CrossWorkgroup %[[#VEC3]]
; CHECK-DAG: %[[#PTR_VEC4:]] = OpTypePointer CrossWorkgroup %[[#VEC4]]
@G_loadv1 = global <4 x i8> zeroinitializer
@G_loadv2 = global <4 x i8> zeroinitializer
; CHECK: %[[#AC1:]] = OpInBoundsPtrAccessChain %[[#PTR_VEC3]] %[[#]] %[[#]]
; CHECK: %[[#BC1:]] = OpBitcast %[[#PTR_VEC4]] %[[#AC1]]
; CHECK: %[[#LD1:]] = OpLoad %[[#VEC4]] %[[#BC1]] Aligned 4
; CHECK: OpReturn
define spir_kernel void @foo(ptr addrspace(1) %a, i64 %b) {
%index = getelementptr inbounds <3 x i8>, ptr addrspace(1) %a, i64 %b
%loadv = load <4 x i8>, ptr addrspace(1) %index, align 4
store <4 x i8> %loadv, ptr @G_loadv1
ret void
}
; CHECK: %[[#AC2:]] = OpInBoundsPtrAccessChain %[[#PTR_VEC3]] %[[#]] %[[#]]
; CHECK: %[[#BC2:]] = OpBitcast %[[#PTR_VEC4]] %[[#AC2]]
; CHECK: %[[#LD2:]] = OpLoad %[[#VEC4]] %[[#BC2]] Aligned 4
; CHECK: OpReturn
define spir_kernel void @bar(ptr addrspace(1) %a, i64 %b) {
%index = getelementptr inbounds <3 x i8>, ptr addrspace(1) %a, i64 %b
; This redundant bitcast is left here itentionally to simulate the conversion
; from older LLVM IR with typed pointers.
%cast = bitcast ptr addrspace(1) %index to ptr addrspace(1)
%loadv = load <4 x i8>, ptr addrspace(1) %cast, align 4
store <4 x i8> %loadv, ptr @G_loadv2
ret void
}