shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Austin Kerbow 60a227c464 [AMDGPU] Use inreg for hint to preload kernel arguments 
This patch is the first in a series that adds support for pre-loading
kernel arguments into SGPRs. The command-line argument
'amdgpu-kernarg-preload-count' is used to specify the number of
arguments sequentially from the first that we should attempt to preload,
the default is 0.

Reviewed By: arsenm

Differential Revision: https://reviews.llvm.org/D156852
2023-09-19 15:13:38 -07:00
..
AArch64
[CodeGen] Renumber slot indexes before register allocation (#66334)
2023-09-19 11:18:12 +01:00
AMDGPU
[AMDGPU] Use inreg for hint to preload kernel arguments
2023-09-19 15:13:38 -07:00
ARC
…
ARM
Revert "[ARM] Always lower direct calls as direct when the outliner is enabled (#66434)"
2023-09-18 09:45:46 -07:00
AVR
[RA] Split a virtual register in cold blocks if it is not assigned preferred physical register
2023-09-15 19:52:50 +00:00
BPF
Revert "Reapply [Verifier] Sanity check alloca size against DILocalVariable fragment size"
2023-09-18 17:24:53 +02:00
CSKY
…
DirectX
[DirectX backend] avoid generate redundant bitcast in DXILPrepareModule (#65163)
2023-09-01 20:08:39 -04:00
Generic
[llvm][AArch64] Disable BigByval with expensive checks
2023-08-31 10:15:45 +00:00
Hexagon
[CodeGen] Renumber slot indexes before register allocation (#66334)
2023-09-19 11:18:12 +01:00
Inputs
…
Lanai
[test] Change llc -march= to -mtriple= & llvm-mc -arch= to -triple=
2023-09-11 15:11:01 -07:00
LoongArch
[LoongArch] Fix incorrect instruction 'and' in pattern
2023-09-15 16:16:06 +08:00
M68k
…
Mips
[SDAG][RISCV] Avoid neg instructions when lowering atomic_load_sub with a constant rhs
2023-09-16 17:09:41 +08:00
MIR
…
MLRegAlloc
[AsmPrint] Dump raw frequencies in -mbb-profile-dump (#66818)
2023-09-19 14:37:06 -07:00
MSP430
…
NVPTX
[NVPTX] Tighten up legal v2i16 ops a bit
2023-09-12 16:10:20 +02:00
PowerPC
[CodeGen] Renumber slot indexes before register allocation (#66334)
2023-09-19 11:18:12 +01:00
RISCV
[RISCV] Match strided load via DAG combine (#66800)
2023-09-19 14:10:52 -07:00
SPARC
[CodeGen] Renumber slot indexes before register allocation (#66334)
2023-09-19 11:18:12 +01:00
SPIRV
[SPIRV] Test basic float and int types (#66282)
2023-09-19 10:24:53 -04:00
SystemZ
[TwoAddressInstruction] Use isPlainlyKilled in processTiedPairs (#65976)
2023-09-19 16:44:20 +01:00
Thumb
…
Thumb2
[CodeGen] Renumber slot indexes before register allocation (#66334)
2023-09-19 11:18:12 +01:00
VE
…
WebAssembly
[IR] Remove unnecessary bitcast from CreateMalloc()
2023-09-18 14:58:16 +02:00
WinCFGuard
…
WinEH
…
X86
[X86] Use RIP-relative addressing for data under large data threshold for medium code model
2023-09-19 11:14:45 -07:00
XCore
[test] Change llc -march= to -mtriple=
2023-09-11 14:42:37 -07:00