Logo
Explore Help
Sign In
shylie/llvm-project
1
0
Fork 0
You've already forked llvm-project
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/DebugInfo/Mips
History
Simon Dardis bd27154757 [mips] interAptiv based generic schedule model
This scheduler describes a processor which covers all MIPS ISAs based
around the interAptiv and P5600 timings.

Reviewers: vkalintiris, dsanders

Differential Revision: https://reviews.llvm.org/D23551

llvm-svn: 280374
2016-09-01 14:53:53 +00:00
..
delay-slot.ll
[mips][ias] Only round section sizes when explicitly requested.
2016-05-04 13:21:06 +00:00
dsr-fixed-objects.ll
[mips] interAptiv based generic schedule model
2016-09-01 14:53:53 +00:00
dsr-non-fixed-objects.ll
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
2016-04-15 15:57:41 +00:00
fn-call-line.ll
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
2016-04-15 15:57:41 +00:00
InlinedFnLocalVar.ll
Reverting 268054 & 268063 as they caused PR27579.
2016-04-30 01:44:07 +00:00
lit.local.cfg
…
processes-relocations.ll
IR: Make metadata typeless in assembly
2014-12-15 19:07:53 +00:00
prologue_end.ll
[PR27284] Reverse the ownership between DICompileUnit and DISubprogram.
2016-04-15 15:57:41 +00:00
Powered by Gitea Version: 1.23.1 Page: 1040ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API