Florian Hahn
5f096fd221
Revert "[LoopVectorizer] Add support for partial reductions (#92418)"
This reverts commit 060d62b48aeb5080ffcae1dc56e41a06c6f56701.
It looks like this is triggering an assertion when build llvm-test-suite
on ARM64 macOS.
Reproducer from MultiSource/Benchmarks/Ptrdist/bc/number.c
target datalayout = "e-m:o-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-n32:64-S128-Fn32"
target triple = "arm64-apple-macosx15.0.0"
define void @test(i64 %idx.neg, i8 %0) #0 {
entry:
br label %while.body
while.body: ; preds = %while.body, %entry
%n1ptr.0.idx131 = phi i64 [ %n1ptr.0.add, %while.body ], [ %idx.neg, %entry ]
%n2ptr.0.idx130 = phi i64 [ %n2ptr.0.add, %while.body ], [ 0, %entry ]
%sum.1129 = phi i64 [ %add99, %while.body ], [ 0, %entry ]
%n1ptr.0.add = add i64 %n1ptr.0.idx131, 1
%conv = sext i8 %0 to i64
%n2ptr.0.add = add i64 %n2ptr.0.idx130, 1
%1 = load i8, ptr null, align 1
%conv97 = sext i8 %1 to i64
%mul = mul i64 %conv97, %conv
%add99 = add i64 %mul, %sum.1129
%cmp94 = icmp ugt i64 %n1ptr.0.idx131, 0
%cmp95 = icmp ne i64 %n2ptr.0.idx130, -1
%2 = and i1 %cmp94, %cmp95
br i1 %2, label %while.body, label %while.end.loopexit
while.end.loopexit: ; preds = %while.body
%add99.lcssa = phi i64 [ %add99, %while.body ]
ret void
}
attributes #0 = { "target-cpu"="apple-m1" }
> opt -p loop-vectorize
Assertion failed: ((VF.isScalar() || V->getType()->isVectorTy()) && "scalar values must be stored as (0, 0)"), function set, file VPlan.h, line 284.
2024-12-19 21:46:51 +00:00
..
2024-12-19 12:40:33 +03:00
2024-11-11 07:35:08 -08:00
2024-12-15 10:44:40 +00:00
2024-12-19 12:40:33 +03:00
2024-11-11 07:35:08 -08:00
2024-12-17 00:47:02 -08:00
2024-11-15 09:24:43 +00:00
2024-11-11 07:35:08 -08:00
2024-07-30 14:22:50 +02:00
2024-12-10 14:43:12 +03:00
2024-11-11 07:35:08 -08:00
2024-08-20 17:10:51 -07:00
2024-11-11 07:35:08 -08:00
2024-11-11 07:35:08 -08:00
2024-11-18 22:39:23 +01:00
2024-11-11 07:35:08 -08:00
2024-10-16 13:19:55 +05:30
2024-11-11 07:35:08 -08:00
2024-12-14 16:09:28 +00:00
2024-07-09 09:11:18 +08:00
2024-11-11 07:35:08 -08:00
2024-12-11 22:11:32 +00:00
2024-11-12 16:01:35 +00:00
2024-12-09 09:25:31 +00:00
2024-10-18 09:35:42 +04:00
2024-10-27 23:14:07 +01:00
2024-12-03 22:13:40 +00:00
2024-12-16 10:35:28 +00:00
2024-08-27 14:38:36 -07:00
2024-12-03 22:13:40 +00:00
2024-12-18 20:09:33 -08:00
2024-12-19 08:35:32 -08:00
2024-12-16 15:46:48 +00:00
2024-12-06 13:07:37 +00:00
2024-11-28 00:11:05 -08:00
2024-11-01 12:21:10 +03:00
2024-11-01 12:21:10 +03:00
2024-12-19 12:40:33 +03:00
2024-11-21 14:48:38 +00:00
2024-12-16 08:48:57 +00:00
2024-11-12 18:27:19 +03:00
2024-11-12 18:27:19 +03:00
2024-11-11 07:35:08 -08:00
2024-12-09 09:56:02 +09:00
2024-11-11 07:35:08 -08:00
2024-12-19 09:40:13 +00:00
2024-12-12 10:00:24 +00:00
2024-11-27 13:31:59 +00:00
2024-09-18 09:33:57 +01:00
2024-09-19 19:22:24 +01:00
2024-12-04 09:30:44 +00:00
2024-12-04 09:30:44 +00:00
2024-07-01 11:34:23 +01:00
2024-11-16 13:14:42 +03:00
2024-11-16 13:14:42 +03:00
2024-07-10 11:27:23 +01:00
2024-12-17 11:47:20 +00:00
2024-11-11 07:35:08 -08:00
2024-11-11 07:35:08 -08:00
2024-11-11 07:35:08 -08:00
2024-10-16 13:19:55 +05:30
2024-12-12 17:22:15 +00:00
2024-11-29 17:41:05 +00:00
2024-12-19 13:16:31 +00:00
2024-10-25 09:51:47 +01:00
2024-12-17 00:47:02 -08:00
2024-11-14 13:30:05 -08:00
2024-12-16 10:24:09 +03:00
2024-12-16 10:24:09 +03:00
2024-12-19 10:07:41 +00:00
2024-12-19 21:46:51 +00:00
2024-12-17 00:47:02 -08:00
2024-11-11 07:35:08 -08:00
2024-12-17 11:47:20 +00:00
2024-11-11 07:35:08 -08:00
2024-12-19 10:45:07 +00:00
2024-11-11 07:35:08 -08:00