fc0653f31c
Recent upstream trends have moved away from explicitly using `-verify-machineinstrs`, as it's already covered by the expensive checks. This PR removes almost all `-verify-machineinstrs` from tests in `llvm/test/CodeGen/AMDGPU/*.ll`, leaving only those tests where its removal currently causes failures.
2299 lines
85 KiB
LLVM
2299 lines
85 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
|
|
; RUN: llc -mtriple=amdgcn -mcpu=verde < %s | FileCheck -enable-var-scope -check-prefix=GFX6 %s
|
|
; RUN: llc -mtriple=amdgcn -mcpu=tonga -mattr=-flat-for-global < %s | FileCheck -enable-var-scope -check-prefix=GFX8 %s
|
|
; RUN: llc -mtriple=r600 -mcpu=redwood < %s | FileCheck -check-prefix=EG %s
|
|
|
|
declare i32 @llvm.amdgcn.workitem.id.x() #0
|
|
|
|
define amdgpu_kernel void @test2(ptr addrspace(1) %out, ptr addrspace(1) %in) {
|
|
; GFX6-LABEL: test2:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_load_dwordx4 s[4:7], s[2:3], 0x0
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s5, s5, s7
|
|
; GFX6-NEXT: s_and_b32 s4, s4, s6
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s5
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: test2:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_load_dwordx4 s[4:7], s[2:3], 0x0
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s5, s5, s7
|
|
; GFX8-NEXT: s_and_b32 s4, s4, s6
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s5
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: test2:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 0, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 3, @9, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_128 T0.XYZW, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: MOV * T0.X, KC0[2].Z,
|
|
; EG-NEXT: ALU clause starting at 9:
|
|
; EG-NEXT: AND_INT * T0.Y, T0.Y, T0.W,
|
|
; EG-NEXT: AND_INT T0.X, T0.X, T0.Z,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%b_ptr = getelementptr <2 x i32>, ptr addrspace(1) %in, i32 1
|
|
%a = load <2 x i32>, ptr addrspace(1) %in
|
|
%b = load <2 x i32>, ptr addrspace(1) %b_ptr
|
|
%result = and <2 x i32> %a, %b
|
|
store <2 x i32> %result, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @test4(ptr addrspace(1) %out, ptr addrspace(1) %in) {
|
|
; GFX6-LABEL: test4:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[8:11], s[4:5], 0x9
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_load_dwordx8 s[0:7], s[10:11], 0x0
|
|
; GFX6-NEXT: s_mov_b32 s11, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s3, s3, s7
|
|
; GFX6-NEXT: s_and_b32 s2, s2, s6
|
|
; GFX6-NEXT: s_and_b32 s1, s1, s5
|
|
; GFX6-NEXT: s_and_b32 s0, s0, s4
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX6-NEXT: v_mov_b32_e32 v2, s2
|
|
; GFX6-NEXT: v_mov_b32_e32 v3, s3
|
|
; GFX6-NEXT: buffer_store_dwordx4 v[0:3], off, s[8:11], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: test4:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[8:11], s[4:5], 0x24
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_load_dwordx8 s[0:7], s[10:11], 0x0
|
|
; GFX8-NEXT: s_mov_b32 s11, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s10, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s3, s3, s7
|
|
; GFX8-NEXT: s_and_b32 s2, s2, s6
|
|
; GFX8-NEXT: s_and_b32 s1, s1, s5
|
|
; GFX8-NEXT: s_and_b32 s0, s0, s4
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX8-NEXT: v_mov_b32_e32 v2, s2
|
|
; GFX8-NEXT: v_mov_b32_e32 v3, s3
|
|
; GFX8-NEXT: buffer_store_dwordx4 v[0:3], off, s[8:11], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: test4:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 0, @10, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 1 @6
|
|
; EG-NEXT: ALU 5, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XYZW, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_128 T1.XYZW, T0.X, 16, #1
|
|
; EG-NEXT: VTX_READ_128 T0.XYZW, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 10:
|
|
; EG-NEXT: MOV * T0.X, KC0[2].Z,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT * T0.W, T0.W, T1.W,
|
|
; EG-NEXT: AND_INT * T0.Z, T0.Z, T1.Z,
|
|
; EG-NEXT: AND_INT * T0.Y, T0.Y, T1.Y,
|
|
; EG-NEXT: AND_INT T0.X, T0.X, T1.X,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%b_ptr = getelementptr <4 x i32>, ptr addrspace(1) %in, i32 1
|
|
%a = load <4 x i32>, ptr addrspace(1) %in
|
|
%b = load <4 x i32>, ptr addrspace(1) %b_ptr
|
|
%result = and <4 x i32> %a, %b
|
|
store <4 x i32> %result, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_i32(ptr addrspace(1) %out, i32 %a, i32 %b) {
|
|
; GFX6-LABEL: s_and_i32:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_and_b32 s0, s2, s3
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_i32:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_and_b32 s0, s2, s3
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_i32:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T1.X, T0.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: LSHR T0.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: AND_INT * T1.X, KC0[2].Z, KC0[2].W,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i32 %a, %b
|
|
store i32 %and, ptr addrspace(1) %out, align 4
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_constant_i32(ptr addrspace(1) %out, i32 %a) {
|
|
; GFX6-LABEL: s_and_constant_i32:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xb
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0x12d687
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_constant_i32:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x2c
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0x12d687
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_constant_i32:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T1.X, T0.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: LSHR T0.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: AND_INT * T1.X, KC0[2].Z, literal.y,
|
|
; EG-NEXT: 2(2.802597e-45), 1234567(1.729997e-39)
|
|
%and = and i32 %a, 1234567
|
|
store i32 %and, ptr addrspace(1) %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FIXME: We should really duplicate the constant so that the SALU use
|
|
; can fold into the s_and_b32 and the VALU one is materialized
|
|
; directly without copying from the SGPR.
|
|
|
|
; Second use is a VGPR use of the constant.
|
|
|
|
define amdgpu_kernel void @s_and_multi_use_constant_i32_0(ptr addrspace(1) %out, i32 %a, i32 %b) {
|
|
; GFX6-LABEL: s_and_multi_use_constant_i32_0:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_and_b32 s0, s2, 0x12d687
|
|
; GFX6-NEXT: s_add_i32 s0, s0, s3
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0) expcnt(0)
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0x12d687
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_multi_use_constant_i32_0:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_and_b32 s0, s2, 0x12d687
|
|
; GFX8-NEXT: s_add_i32 s0, s0, s3
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0x12d687
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_multi_use_constant_i32_0:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 5, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T1.X, T2.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T2.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: MOV T0.X, literal.x,
|
|
; EG-NEXT: AND_INT * T0.W, KC0[2].Z, literal.x,
|
|
; EG-NEXT: 1234567(1.729997e-39), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT T1.X, PV.W, KC0[2].W,
|
|
; EG-NEXT: LSHR * T2.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i32 %a, 1234567
|
|
|
|
; Just to stop future replacement of copy to vgpr + store with VALU op.
|
|
%foo = add i32 %and, %b
|
|
store volatile i32 %foo, ptr addrspace(1) %out
|
|
store volatile i32 1234567, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
; Second use is another SGPR use of the constant.
|
|
|
|
define amdgpu_kernel void @s_and_multi_use_constant_i32_1(ptr addrspace(1) %out, i32 %a, i32 %b) {
|
|
; GFX6-LABEL: s_and_multi_use_constant_i32_1:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_and_b32 s0, s2, 0x12d687
|
|
; GFX6-NEXT: s_add_i32 s0, s0, s3
|
|
; GFX6-NEXT: s_add_i32 s0, s0, 0x12d687
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_multi_use_constant_i32_1:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_and_b32 s0, s2, 0x12d687
|
|
; GFX8-NEXT: s_add_i32 s0, s0, s3
|
|
; GFX8-NEXT: s_add_i32 s0, s0, 0x12d687
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_multi_use_constant_i32_1:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 5, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.W, KC0[2].Z, literal.x,
|
|
; EG-NEXT: 1234567(1.729997e-39), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.W, PV.W, KC0[2].W,
|
|
; EG-NEXT: ADD_INT T0.X, PV.W, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 1234567(1.729997e-39), 2(2.802597e-45)
|
|
%and = and i32 %a, 1234567
|
|
%foo = add i32 %and, 1234567
|
|
%bar = add i32 %foo, %b
|
|
store volatile i32 %bar, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_i32_vgpr_vgpr(ptr addrspace(1) %out, ptr addrspace(1) %aptr, ptr addrspace(1) %bptr) {
|
|
; GFX6-LABEL: v_and_i32_vgpr_vgpr:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_load_dwordx2 s[8:9], s[4:5], 0xd
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, 0
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[4:5], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: s_mov_b64 s[10:11], s[6:7]
|
|
; GFX6-NEXT: buffer_load_dword v2, v[0:1], s[4:7], 0 addr64
|
|
; GFX6-NEXT: buffer_load_dword v3, v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b64 s[2:3], s[6:7]
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v2, v2, v3
|
|
; GFX6-NEXT: buffer_store_dword v2, v[0:1], s[0:3], 0 addr64
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_i32_vgpr_vgpr:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dwordx2 s[4:5], s[4:5], 0x34
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v4, 2, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v4
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: v_mov_b32_e32 v3, s5
|
|
; GFX8-NEXT: v_add_u32_e32 v2, vcc, s4, v4
|
|
; GFX8-NEXT: v_addc_u32_e32 v3, vcc, 0, v3, vcc
|
|
; GFX8-NEXT: flat_load_dword v5, v[0:1]
|
|
; GFX8-NEXT: flat_load_dword v2, v[2:3]
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s0, v4
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v2, v5, v2
|
|
; GFX8-NEXT: flat_store_dword v[0:1], v2
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_i32_vgpr_vgpr:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @10, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 1 @6
|
|
; EG-NEXT: ALU 3, @14, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T1.X, T1.X, 0, #1
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 10:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ADD_INT * T1.X, KC0[2].W, PV.W,
|
|
; EG-NEXT: ALU clause starting at 14:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, T1.X,
|
|
; EG-NEXT: ADD_INT * T0.W, KC0[2].Y, T0.W,
|
|
; EG-NEXT: LSHR * T1.X, PV.W, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.a = getelementptr i32, ptr addrspace(1) %aptr, i32 %tid
|
|
%gep.b = getelementptr i32, ptr addrspace(1) %bptr, i32 %tid
|
|
%gep.out = getelementptr i32, ptr addrspace(1) %out, i32 %tid
|
|
%a = load i32, ptr addrspace(1) %gep.a
|
|
%b = load i32, ptr addrspace(1) %gep.b
|
|
%and = and i32 %a, %b
|
|
store i32 %and, ptr addrspace(1) %gep.out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_i32_sgpr_vgpr(ptr addrspace(1) %out, i32 %a, ptr addrspace(1) %bptr) {
|
|
; GFX6-LABEL: v_and_i32_sgpr_vgpr:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0xd
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, 0
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: buffer_load_dword v2, v[0:1], s[0:3], 0 addr64
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xb
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0) lgkmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v2, s6, v2
|
|
; GFX6-NEXT: buffer_store_dword v2, v[0:1], s[0:3], 0 addr64
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_i32_sgpr_vgpr:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x34
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v2, 2, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s0, v2
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dword v3, v[0:1]
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dword s2, s[4:5], 0x2c
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s0, v2
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v2, s2, v3
|
|
; GFX8-NEXT: flat_store_dword v[0:1], v2
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_i32_sgpr_vgpr:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 3, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].W, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, KC0[2].Z, T0.X,
|
|
; EG-NEXT: ADD_INT * T0.W, KC0[2].Y, T0.W,
|
|
; EG-NEXT: LSHR * T1.X, PV.W, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.b = getelementptr i32, ptr addrspace(1) %bptr, i32 %tid
|
|
%gep.out = getelementptr i32, ptr addrspace(1) %out, i32 %tid
|
|
%b = load i32, ptr addrspace(1) %gep.b
|
|
%and = and i32 %a, %b
|
|
store i32 %and, ptr addrspace(1) %gep.out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_i32_vgpr_sgpr(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i32 %b) {
|
|
; GFX6-LABEL: v_and_i32_vgpr_sgpr:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_load_dword s8, s[4:5], 0xd
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, 0
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[4:5], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dword v2, v[0:1], s[4:7], 0 addr64
|
|
; GFX6-NEXT: s_mov_b64 s[2:3], s[6:7]
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v2, s8, v2
|
|
; GFX6-NEXT: buffer_store_dword v2, v[0:1], s[0:3], 0 addr64
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_i32_vgpr_sgpr:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dword s4, s[4:5], 0x34
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v2, 2, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v2
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dword v3, v[0:1]
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s0, v2
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v2, s4, v3
|
|
; GFX8-NEXT: flat_store_dword v[0:1], v2
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_i32_vgpr_sgpr:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 3, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, KC0[2].W,
|
|
; EG-NEXT: ADD_INT * T0.W, KC0[2].Y, T0.W,
|
|
; EG-NEXT: LSHR * T1.X, PV.W, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.a = getelementptr i32, ptr addrspace(1) %aptr, i32 %tid
|
|
%gep.out = getelementptr i32, ptr addrspace(1) %out, i32 %tid
|
|
%a = load i32, ptr addrspace(1) %gep.a
|
|
%and = and i32 %a, %b
|
|
store i32 %and, ptr addrspace(1) %gep.out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_constant_i32(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_constant_i32:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, 0
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[8:9], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dword v0, v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v0, 0x12d687, v0
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_constant_i32:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dword v0, v[0:1]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v0, 0x12d687, v0
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_constant_i32:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 2, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 1234567(1.729997e-39), 2(2.802597e-45)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep = getelementptr i32, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i32, ptr addrspace(1) %gep, align 4
|
|
%and = and i32 %a, 1234567
|
|
store i32 %and, ptr addrspace(1) %out, align 4
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_inline_imm_64_i32(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_inline_imm_64_i32:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, 0
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[8:9], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dword v0, v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v0, 64, v0
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_inline_imm_64_i32:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dword v0, v[0:1]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v0, 64, v0
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_inline_imm_64_i32:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 2, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 64(8.968310e-44), 2(2.802597e-45)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep = getelementptr i32, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i32, ptr addrspace(1) %gep, align 4
|
|
%and = and i32 %a, 64
|
|
store i32 %and, ptr addrspace(1) %out, align 4
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_inline_imm_neg_16_i32(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_inline_imm_neg_16_i32:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, 0
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[8:9], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dword v0, v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v0, -16, v0
|
|
; GFX6-NEXT: buffer_store_dword v0, off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_inline_imm_neg_16_i32:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 2, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dword v0, v[0:1]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v0, -16, v0
|
|
; GFX8-NEXT: buffer_store_dword v0, off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_inline_imm_neg_16_i32:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 2, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: -16(nan), 2(2.802597e-45)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep = getelementptr i32, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i32, ptr addrspace(1) %gep, align 4
|
|
%and = and i32 %a, -16
|
|
store i32 %and, ptr addrspace(1) %out, align 4
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_i64(ptr addrspace(1) %out, i64 %a, i64 %b) {
|
|
; GFX6-LABEL: s_and_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_load_dwordx2 s[8:9], s[4:5], 0xd
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_and_b64 s[0:1], s[2:3], s[8:9]
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dwordx2 s[8:9], s[4:5], 0x34
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: s_and_b64 s[0:1], s[2:3], s[8:9]
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, KC0[3].Z,
|
|
; EG-NEXT: AND_INT * T0.X, KC0[2].W, KC0[3].Y,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, %b
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_i1(ptr addrspace(1) %out, i1 %a, i1 %b) {
|
|
; GFX6-LABEL: s_and_i1:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xb
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_lshr_b32 s4, s6, 8
|
|
; GFX6-NEXT: s_and_b32 s4, s6, s4
|
|
; GFX6-NEXT: s_and_b32 s4, s4, 1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: buffer_store_byte v0, off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_i1:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x2c
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_lshr_b32 s4, s6, 8
|
|
; GFX8-NEXT: s_and_b32 s4, s6, s4
|
|
; GFX8-NEXT: s_and_b32 s4, s4, 1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: buffer_store_byte v0, off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_i1:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 0, @10, KC0[], KC1[]
|
|
; EG-NEXT: TEX 1 @6
|
|
; EG-NEXT: ALU 12, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT MSKOR T0.XW, T1.X
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_8 T1.X, T0.X, 40, #3
|
|
; EG-NEXT: VTX_READ_8 T0.X, T0.X, 41, #3
|
|
; EG-NEXT: ALU clause starting at 10:
|
|
; EG-NEXT: MOV * T0.X, 0.0,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.W, KC0[2].Y, literal.x,
|
|
; EG-NEXT: AND_INT * T1.W, T1.X, T0.X,
|
|
; EG-NEXT: 3(4.203895e-45), 0(0.000000e+00)
|
|
; EG-NEXT: AND_INT T1.W, PS, 1,
|
|
; EG-NEXT: LSHL * T0.W, PV.W, literal.x,
|
|
; EG-NEXT: 3(4.203895e-45), 0(0.000000e+00)
|
|
; EG-NEXT: LSHL T0.X, PV.W, PS,
|
|
; EG-NEXT: LSHL * T0.W, literal.x, PS,
|
|
; EG-NEXT: 255(3.573311e-43), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.Y, 0.0,
|
|
; EG-NEXT: MOV * T0.Z, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i1 %a, %b
|
|
store i1 %and, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_constant_i64(ptr addrspace(1) %out, i64 %a) {
|
|
; GFX6-LABEL: s_and_constant_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_and_b32 s0, s3, 0x80
|
|
; GFX6-NEXT: s_and_b32 s1, s2, 0x80000
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s1
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s0
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_constant_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: s_and_b32 s0, s3, 0x80
|
|
; GFX8-NEXT: s_and_b32 s1, s2, 0x80000
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s1
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s0
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_constant_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: 128(1.793662e-43), 0(0.000000e+00)
|
|
; EG-NEXT: AND_INT T0.X, KC0[2].W, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 524288(7.346840e-40), 2(2.802597e-45)
|
|
%and = and i64 %a, 549756338176
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_multi_use_constant_i64(ptr addrspace(1) %out, i64 %a, i64 %b) {
|
|
; GFX6-LABEL: s_and_multi_use_constant_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_load_dwordx2 s[8:9], s[4:5], 0xd
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_mov_b32 s0, 0x80000
|
|
; GFX6-NEXT: s_movk_i32 s1, 0x80
|
|
; GFX6-NEXT: s_and_b64 s[2:3], s[2:3], s[0:1]
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s2
|
|
; GFX6-NEXT: s_and_b64 s[0:1], s[8:9], s[0:1]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0) expcnt(0)
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_multi_use_constant_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dwordx2 s[8:9], s[4:5], 0x34
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: s_mov_b32 s0, 0x80000
|
|
; GFX8-NEXT: s_movk_i32 s1, 0x80
|
|
; GFX8-NEXT: s_and_b64 s[2:3], s[2:3], s[0:1]
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s2
|
|
; GFX8-NEXT: s_and_b64 s[0:1], s[8:9], s[0:1]
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s0
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s1
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_multi_use_constant_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 10, @6, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T5.X, T4.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T3.X, T2.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T1.X, T2.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T4.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: ALU clause starting at 6:
|
|
; EG-NEXT: AND_INT T0.X, KC0[3].Y, literal.x,
|
|
; EG-NEXT: AND_INT * T1.X, KC0[3].Z, literal.y,
|
|
; EG-NEXT: 524288(7.346840e-40), 128(1.793662e-43)
|
|
; EG-NEXT: ADD_INT * T0.W, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 4(5.605194e-45), 0(0.000000e+00)
|
|
; EG-NEXT: LSHR T2.X, PV.W, literal.x,
|
|
; EG-NEXT: AND_INT * T3.X, KC0[3].X, literal.y,
|
|
; EG-NEXT: 2(2.802597e-45), 128(1.793662e-43)
|
|
; EG-NEXT: LSHR T4.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: AND_INT * T5.X, KC0[2].W, literal.y,
|
|
; EG-NEXT: 2(2.802597e-45), 524288(7.346840e-40)
|
|
%and0 = and i64 %a, 549756338176
|
|
%and1 = and i64 %b, 549756338176
|
|
store volatile i64 %and0, ptr addrspace(1) %out
|
|
store volatile i64 %and1, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_32_bit_constant_i64(ptr addrspace(1) %out, i32, i64 %a) {
|
|
; GFX6-LABEL: s_and_32_bit_constant_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xd
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0x12d687
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_32_bit_constant_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x34
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0x12d687
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_32_bit_constant_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT T0.X, KC0[2].W, literal.x,
|
|
; EG-NEXT: MOV T0.Y, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 1234567(1.729997e-39), 2(2.802597e-45)
|
|
%and = and i64 %a, 1234567
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_multi_use_inline_imm_i64(ptr addrspace(1) %out, i32, i64 %a, i32, i64 %b, i32, i64 %c) {
|
|
; GFX6-LABEL: s_and_multi_use_inline_imm_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xd
|
|
; GFX6-NEXT: s_load_dword s7, s[4:5], 0x11
|
|
; GFX6-NEXT: s_load_dwordx2 s[4:5], s[4:5], 0x15
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_lshl_b32 s6, s6, 1
|
|
; GFX6-NEXT: s_lshl_b32 s7, s7, 1
|
|
; GFX6-NEXT: s_and_b32 s6, s6, 62
|
|
; GFX6-NEXT: s_and_b32 s8, s7, 62
|
|
; GFX6-NEXT: s_add_u32 s6, s6, s4
|
|
; GFX6-NEXT: s_addc_u32 s7, 0, s5
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s6
|
|
; GFX6-NEXT: s_add_u32 s4, s8, s4
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s7
|
|
; GFX6-NEXT: s_addc_u32 s5, 0, s5
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0) expcnt(0)
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s5
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_multi_use_inline_imm_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x34
|
|
; GFX8-NEXT: s_load_dword s7, s[4:5], 0x44
|
|
; GFX8-NEXT: s_load_dwordx2 s[4:5], s[4:5], 0x54
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_lshl_b32 s6, s6, 1
|
|
; GFX8-NEXT: s_lshl_b32 s7, s7, 1
|
|
; GFX8-NEXT: s_and_b32 s6, s6, 62
|
|
; GFX8-NEXT: s_and_b32 s8, s7, 62
|
|
; GFX8-NEXT: s_add_u32 s6, s6, s4
|
|
; GFX8-NEXT: s_addc_u32 s7, 0, s5
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s6
|
|
; GFX8-NEXT: s_add_u32 s4, s8, s4
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s7
|
|
; GFX8-NEXT: s_addc_u32 s5, 0, s5
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s5
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_multi_use_inline_imm_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 17, @6, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T4.X, T5.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T2.X, T3.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T1.X, T3.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T5.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: ALU clause starting at 6:
|
|
; EG-NEXT: LSHL T0.W, KC0[3].W, 1,
|
|
; EG-NEXT: LSHL * T1.W, KC0[2].W, 1,
|
|
; EG-NEXT: AND_INT * T0.W, PV.W, literal.x,
|
|
; EG-NEXT: 62(8.688050e-44), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT T0.X, PV.W, KC0[4].W,
|
|
; EG-NEXT: AND_INT T1.W, T1.W, literal.x,
|
|
; EG-NEXT: ADDC_UINT * T0.W, PV.W, KC0[4].W,
|
|
; EG-NEXT: 62(8.688050e-44), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT T1.X, KC0[5].X, PS,
|
|
; EG-NEXT: ADDC_UINT * T0.W, PV.W, KC0[4].W,
|
|
; EG-NEXT: ADD_INT T2.X, KC0[5].X, PV.W,
|
|
; EG-NEXT: ADD_INT * T0.W, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 4(5.605194e-45), 0(0.000000e+00)
|
|
; EG-NEXT: LSHR T3.X, PV.W, literal.x,
|
|
; EG-NEXT: ADD_INT * T4.X, T1.W, KC0[4].W,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: LSHR * T5.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%shl.a = shl i64 %a, 1
|
|
%shl.b = shl i64 %b, 1
|
|
%and0 = and i64 %shl.a, 62
|
|
%and1 = and i64 %shl.b, 62
|
|
%add0 = add i64 %and0, %c
|
|
%add1 = add i64 %and1, %c
|
|
store volatile i64 %add0, ptr addrspace(1) %out
|
|
store volatile i64 %add1, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, ptr addrspace(1) %bptr) {
|
|
; GFX6-LABEL: v_and_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_load_dwordx2 s[4:5], s[4:5], 0xd
|
|
; GFX6-NEXT: s_mov_b32 s11, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s14, 0
|
|
; GFX6-NEXT: s_mov_b32 s15, s11
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: s_mov_b64 s[6:7], s[14:15]
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[12:13], s[2:3]
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[2:3], v[0:1], s[4:7], 0 addr64
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[0:1], v[0:1], s[12:15], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s10, -1
|
|
; GFX6-NEXT: s_mov_b32 s8, s0
|
|
; GFX6-NEXT: s_mov_b32 s9, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v1, v1, v3
|
|
; GFX6-NEXT: v_and_b32_e32 v0, v0, v2
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[8:11], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dwordx2 s[4:5], s[4:5], 0x34
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v2, 3, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v2
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: v_mov_b32_e32 v3, s5
|
|
; GFX8-NEXT: v_add_u32_e32 v2, vcc, s4, v2
|
|
; GFX8-NEXT: v_addc_u32_e32 v3, vcc, 0, v3, vcc
|
|
; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1]
|
|
; GFX8-NEXT: flat_load_dwordx2 v[2:3], v[2:3]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v1, v1, v3
|
|
; GFX8-NEXT: v_and_b32_e32 v0, v0, v2
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @10, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 1 @6
|
|
; EG-NEXT: ALU 3, @14, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_64 T1.XY, T1.X, 0, #1
|
|
; EG-NEXT: VTX_READ_64 T0.XY, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 10:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 3(4.203895e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ADD_INT * T1.X, KC0[2].W, PV.W,
|
|
; EG-NEXT: ALU clause starting at 14:
|
|
; EG-NEXT: AND_INT * T0.Y, T0.Y, T1.Y,
|
|
; EG-NEXT: AND_INT T0.X, T0.X, T1.X,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.a = getelementptr i64, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i64, ptr addrspace(1) %gep.a, align 8
|
|
%gep.b = getelementptr i64, ptr addrspace(1) %bptr, i32 %tid
|
|
%b = load i64, ptr addrspace(1) %gep.b, align 8
|
|
%and = and i64 %a, %b
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_constant_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_constant_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, 0
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[8:9], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[0:1], v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v1, 0x11e, v1
|
|
; GFX6-NEXT: v_and_b32_e32 v0, 0xab19b207, v0
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_constant_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v1, 0x11e, v1
|
|
; GFX8-NEXT: v_and_b32_e32 v0, 0xab19b207, v0
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_constant_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 4, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_64 T0.XY, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 3(4.203895e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT * T0.Y, T0.Y, literal.x,
|
|
; EG-NEXT: 286(4.007714e-43), 0(0.000000e+00)
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: -1424379385(-5.460358e-13), 2(2.802597e-45)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.a = getelementptr i64, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i64, ptr addrspace(1) %gep.a, align 8
|
|
%and = and i64 %a, 1231231234567
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_multi_use_constant_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_multi_use_constant_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s10, s6
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s8, s2
|
|
; GFX6-NEXT: s_mov_b32 s9, s3
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0 glc
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[2:3], off, s[8:11], 0 glc
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: v_and_b32_e32 v0, 0xab19b207, v0
|
|
; GFX6-NEXT: v_and_b32_e32 v1, 0x11e, v1
|
|
; GFX6-NEXT: v_and_b32_e32 v2, 0xab19b207, v2
|
|
; GFX6-NEXT: v_and_b32_e32 v3, 0x11e, v3
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[2:3], off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_multi_use_constant_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_mov_b32 s10, s6
|
|
; GFX8-NEXT: s_mov_b32 s11, s7
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s8, s2
|
|
; GFX8-NEXT: s_mov_b32 s9, s3
|
|
; GFX8-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0 glc
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: buffer_load_dwordx2 v[2:3], off, s[8:11], 0 glc
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: v_and_b32_e32 v0, 0xab19b207, v0
|
|
; GFX8-NEXT: v_and_b32_e32 v1, 0x11e, v1
|
|
; GFX8-NEXT: v_and_b32_e32 v2, 0xab19b207, v2
|
|
; GFX8-NEXT: v_and_b32_e32 v3, 0x11e, v3
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[2:3], off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_multi_use_constant_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 1, @20, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @12
|
|
; EG-NEXT: ALU 0, @22, KC0[], KC1[]
|
|
; EG-NEXT: TEX 0 @14
|
|
; EG-NEXT: ALU 0, @23, KC0[], KC1[]
|
|
; EG-NEXT: TEX 1 @16
|
|
; EG-NEXT: ALU 10, @24, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T1.X, T5.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T2.X, T4.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T3.X, T5.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T4.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: Fetch clause starting at 12:
|
|
; EG-NEXT: VTX_READ_32 T1.X, T1.X, 4, #1
|
|
; EG-NEXT: Fetch clause starting at 14:
|
|
; EG-NEXT: VTX_READ_32 T2.X, T2.X, 0, #1
|
|
; EG-NEXT: Fetch clause starting at 16:
|
|
; EG-NEXT: VTX_READ_32 T3.X, T3.X, 4, #1
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 20:
|
|
; EG-NEXT: MOV * T0.X, KC0[2].Z,
|
|
; EG-NEXT: MOV * T1.X, PV.X,
|
|
; EG-NEXT: ALU clause starting at 22:
|
|
; EG-NEXT: MOV * T2.X, T0.X,
|
|
; EG-NEXT: ALU clause starting at 23:
|
|
; EG-NEXT: MOV * T3.X, T0.X,
|
|
; EG-NEXT: ALU clause starting at 24:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: AND_INT * T3.X, T3.X, literal.y,
|
|
; EG-NEXT: -1424379385(-5.460358e-13), 286(4.007714e-43)
|
|
; EG-NEXT: AND_INT T2.X, T2.X, literal.x,
|
|
; EG-NEXT: LSHR * T4.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: -1424379385(-5.460358e-13), 2(2.802597e-45)
|
|
; EG-NEXT: AND_INT T1.X, T1.X, literal.x,
|
|
; EG-NEXT: ADD_INT * T0.W, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 286(4.007714e-43), 4(5.605194e-45)
|
|
; EG-NEXT: LSHR * T5.X, PV.W, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%a = load volatile i64, ptr addrspace(1) %aptr
|
|
%b = load volatile i64, ptr addrspace(1) %aptr
|
|
%and0 = and i64 %a, 1231231234567
|
|
%and1 = and i64 %b, 1231231234567
|
|
store volatile i64 %and0, ptr addrspace(1) %out
|
|
store volatile i64 %and1, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_multi_use_inline_imm_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_multi_use_inline_imm_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s10, s6
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b32 s8, s2
|
|
; GFX6-NEXT: s_mov_b32 s9, s3
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0 glc
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[1:2], off, s[8:11], 0 glc
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_mov_b32_e32 v3, 0
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: v_mov_b32_e32 v5, v3
|
|
; GFX6-NEXT: v_and_b32_e32 v2, 63, v0
|
|
; GFX6-NEXT: v_and_b32_e32 v4, 63, v1
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[2:3], off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[4:5], off, s[4:7], 0
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_multi_use_inline_imm_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s6, -1
|
|
; GFX8-NEXT: s_mov_b32 s10, s6
|
|
; GFX8-NEXT: s_mov_b32 s11, s7
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_mov_b32 s8, s2
|
|
; GFX8-NEXT: s_mov_b32 s9, s3
|
|
; GFX8-NEXT: buffer_load_dwordx2 v[0:1], off, s[8:11], 0 glc
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: buffer_load_dwordx2 v[1:2], off, s[8:11], 0 glc
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v3, 0
|
|
; GFX8-NEXT: s_mov_b32 s4, s0
|
|
; GFX8-NEXT: s_mov_b32 s5, s1
|
|
; GFX8-NEXT: v_mov_b32_e32 v5, v3
|
|
; GFX8-NEXT: v_and_b32_e32 v2, 63, v0
|
|
; GFX8-NEXT: v_and_b32_e32 v4, 63, v1
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[2:3], off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[4:5], off, s[4:7], 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_multi_use_inline_imm_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 1, @20, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @12
|
|
; EG-NEXT: ALU 0, @22, KC0[], KC1[]
|
|
; EG-NEXT: TEX 0 @14
|
|
; EG-NEXT: ALU 0, @23, KC0[], KC1[]
|
|
; EG-NEXT: TEX 1 @16
|
|
; EG-NEXT: ALU 8, @24, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T4.X, T3.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T1.X, T2.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T4.X, T3.X, 0
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.X, T2.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: Fetch clause starting at 12:
|
|
; EG-NEXT: VTX_READ_32 T1.X, T1.X, 4, #1
|
|
; EG-NEXT: Fetch clause starting at 14:
|
|
; EG-NEXT: VTX_READ_32 T1.X, T1.X, 0, #1
|
|
; EG-NEXT: Fetch clause starting at 16:
|
|
; EG-NEXT: VTX_READ_32 T2.X, T2.X, 4, #1
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 20:
|
|
; EG-NEXT: MOV * T0.X, KC0[2].Z,
|
|
; EG-NEXT: MOV * T1.X, PV.X,
|
|
; EG-NEXT: ALU clause starting at 22:
|
|
; EG-NEXT: MOV * T1.X, T0.X,
|
|
; EG-NEXT: ALU clause starting at 23:
|
|
; EG-NEXT: MOV * T2.X, T0.X,
|
|
; EG-NEXT: ALU clause starting at 24:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: AND_INT * T1.X, T1.X, literal.x,
|
|
; EG-NEXT: 63(8.828180e-44), 0(0.000000e+00)
|
|
; EG-NEXT: LSHR T2.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: ADD_INT * T0.W, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 2(2.802597e-45), 4(5.605194e-45)
|
|
; EG-NEXT: LSHR T3.X, PV.W, literal.x,
|
|
; EG-NEXT: MOV * T4.X, literal.y,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%a = load volatile i64, ptr addrspace(1) %aptr
|
|
%b = load volatile i64, ptr addrspace(1) %aptr
|
|
%and0 = and i64 %a, 63
|
|
%and1 = and i64 %b, 63
|
|
store volatile i64 %and0, ptr addrspace(1) %out
|
|
store volatile i64 %and1, ptr addrspace(1) %out
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_i64_32_bit_constant(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_i64_32_bit_constant:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, 0
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[8:9], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dword v0, v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v0, 0x12d687, v0
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_i64_32_bit_constant:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dword v0, v[0:1]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v0, 0x12d687, v0
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_i64_32_bit_constant:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 3, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 3(4.203895e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: MOV T0.Y, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 1234567(1.729997e-39), 2(2.802597e-45)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.a = getelementptr i64, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i64, ptr addrspace(1) %gep.a, align 8
|
|
%and = and i64 %a, 1234567
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @v_and_inline_imm_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_inline_imm_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, 0
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[8:9], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dword v0, v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v0, 64, v0
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_inline_imm_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dword v0, v[0:1]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v0, 64, v0
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_inline_imm_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 3, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_32 T0.X, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 3(4.203895e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: MOV T0.Y, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 64(8.968310e-44), 2(2.802597e-45)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.a = getelementptr i64, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i64, ptr addrspace(1) %gep.a, align 8
|
|
%and = and i64 %a, 64
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; FIXME: Should be able to reduce load width
|
|
|
|
define amdgpu_kernel void @v_and_inline_neg_imm_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr) {
|
|
; GFX6-LABEL: v_and_inline_neg_imm_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s7, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s10, 0
|
|
; GFX6-NEXT: s_mov_b32 s11, s7
|
|
; GFX6-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_mov_b64 s[8:9], s[2:3]
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: buffer_load_dwordx2 v[0:1], v[0:1], s[8:11], 0 addr64
|
|
; GFX6-NEXT: s_mov_b32 s6, -1
|
|
; GFX6-NEXT: s_mov_b32 s4, s0
|
|
; GFX6-NEXT: s_mov_b32 s5, s1
|
|
; GFX6-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX6-NEXT: v_and_b32_e32 v0, -8, v0
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[4:7], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: v_and_inline_neg_imm_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx4 s[0:3], s[4:5], 0x24
|
|
; GFX8-NEXT: v_lshlrev_b32_e32 v0, 3, v0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s3
|
|
; GFX8-NEXT: v_add_u32_e32 v0, vcc, s2, v0
|
|
; GFX8-NEXT: v_addc_u32_e32 v1, vcc, 0, v1, vcc
|
|
; GFX8-NEXT: flat_load_dwordx2 v[0:1], v[0:1]
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt vmcnt(0)
|
|
; GFX8-NEXT: v_and_b32_e32 v0, -8, v0
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: v_and_inline_neg_imm_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 2, @8, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: TEX 0 @6
|
|
; EG-NEXT: ALU 2, @11, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: Fetch clause starting at 6:
|
|
; EG-NEXT: VTX_READ_64 T0.XY, T0.X, 0, #1
|
|
; EG-NEXT: ALU clause starting at 8:
|
|
; EG-NEXT: LSHL * T0.W, T0.X, literal.x,
|
|
; EG-NEXT: 3(4.203895e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.X, KC0[2].Z, PV.W,
|
|
; EG-NEXT: ALU clause starting at 11:
|
|
; EG-NEXT: AND_INT T0.X, T0.X, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: -8(nan), 2(2.802597e-45)
|
|
%tid = call i32 @llvm.amdgcn.workitem.id.x() #0
|
|
%gep.a = getelementptr i64, ptr addrspace(1) %aptr, i32 %tid
|
|
%a = load i64, ptr addrspace(1) %gep.a, align 8
|
|
%and = and i64 %a, -8
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_64_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_64_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xd
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 64
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_64_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x34
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 64
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_64_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT T0.X, KC0[2].W, literal.x,
|
|
; EG-NEXT: MOV T0.Y, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 64(8.968310e-44), 2(2.802597e-45)
|
|
%and = and i64 %a, 64
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_64_i64_noshrink(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a, i32, i64 %b) {
|
|
; GFX6-LABEL: s_and_inline_imm_64_i64_noshrink:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xd
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_load_dwordx2 s[4:5], s[4:5], 0x11
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_lshl_b32 s6, s6, 1
|
|
; GFX6-NEXT: s_and_b32 s6, s6, 64
|
|
; GFX6-NEXT: s_add_u32 s4, s6, s4
|
|
; GFX6-NEXT: s_addc_u32 s5, 0, s5
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s5
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_64_i64_noshrink:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x34
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_load_dwordx2 s[4:5], s[4:5], 0x44
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_lshl_b32 s6, s6, 1
|
|
; GFX8-NEXT: s_and_b32 s6, s6, 64
|
|
; GFX8-NEXT: s_add_u32 s4, s6, s4
|
|
; GFX8-NEXT: s_addc_u32 s5, 0, s5
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s5
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_64_i64_noshrink:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 7, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: LSHL * T0.W, KC0[2].W, 1,
|
|
; EG-NEXT: AND_INT * T0.W, PV.W, literal.x,
|
|
; EG-NEXT: 64(8.968310e-44), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT T0.X, PV.W, KC0[3].W,
|
|
; EG-NEXT: ADDC_UINT T0.W, PV.W, KC0[3].W,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
; EG-NEXT: ADD_INT * T0.Y, KC0[4].X, PV.W,
|
|
%shl = shl i64 %a, 1
|
|
%and = and i64 %shl, 64
|
|
%add = add i64 %and, %b
|
|
store i64 %add, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_1_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_1_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xd
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_1_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x34
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_1_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT T0.X, KC0[2].W, 1,
|
|
; EG-NEXT: MOV T0.Y, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 1
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_1.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_1.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0x3ff00000
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_1.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0x3ff00000
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_1.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: 1072693248(1.875000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 4607182418800017408
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_neg_1.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_neg_1.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0xbff00000
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_neg_1.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0xbff00000
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_neg_1.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: -1074790400(-1.875000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 13830554455654793216
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_0.5_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_0.5_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0x3fe00000
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_0.5_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0x3fe00000
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_0.5_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: 1071644672(1.750000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 4602678819172646912
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_neg_0.5_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_neg_0.5_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0xbfe00000
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_neg_0.5_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0xbfe00000
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_neg_0.5_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: -1075838976(-1.750000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 13826050856027422720
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_2.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_2.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 2.0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_2.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 2.0
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_2.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: 1073741824(2.000000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 4611686018427387904
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_neg_2.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_neg_2.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, -2.0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_neg_2.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, -2.0
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_neg_2.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: -1073741824(-2.000000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 13835058055282163712
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_4.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_4.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0x40100000
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_4.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0x40100000
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_4.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: 1074790400(2.250000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 4616189618054758400
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_neg_4.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_neg_4.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 0xc0100000
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_neg_4.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 0xc0100000
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_neg_4.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: -1072693248(-2.250000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 13839561654909534208
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; Test with the 64-bit integer bitpattern for a 32-bit float in the
|
|
; low 32-bits, which is not a valid 64-bit inline immmediate.
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_f32_4.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_f32_4.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xd
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 4.0
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_f32_4.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x34
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 4.0
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_f32_4.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT T0.X, KC0[2].W, literal.x,
|
|
; EG-NEXT: MOV T0.Y, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: 1082130432(4.000000e+00), 2(2.802597e-45)
|
|
%and = and i64 %a, 1082130432
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_imm_f32_neg_4.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_imm_f32_neg_4.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dwordx2 s[6:7], s[4:5], 0xd
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, -4.0
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s7
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_imm_f32_neg_4.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dwordx2 s[6:7], s[4:5], 0x34
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, -4.0
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, s4
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s7
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_imm_f32_neg_4.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 3, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: MOV * T0.Y, KC0[3].X,
|
|
; EG-NEXT: AND_INT T0.X, KC0[2].W, literal.x,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.y,
|
|
; EG-NEXT: -1065353216(-4.000000e+00), 2(2.802597e-45)
|
|
%and = and i64 %a, -1065353216
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; Shift into upper 32-bits
|
|
|
|
define amdgpu_kernel void @s_and_inline_high_imm_f32_4.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_high_imm_f32_4.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, 4.0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_high_imm_f32_4.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, 4.0
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_high_imm_f32_4.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: 1082130432(4.000000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 4647714815446351872
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
|
|
define amdgpu_kernel void @s_and_inline_high_imm_f32_neg_4.0_i64(ptr addrspace(1) %out, ptr addrspace(1) %aptr, i64 %a) {
|
|
; GFX6-LABEL: s_and_inline_high_imm_f32_neg_4.0_i64:
|
|
; GFX6: ; %bb.0:
|
|
; GFX6-NEXT: s_load_dword s6, s[4:5], 0xe
|
|
; GFX6-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x9
|
|
; GFX6-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX6-NEXT: s_mov_b32 s2, -1
|
|
; GFX6-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX6-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX6-NEXT: s_and_b32 s4, s6, -4.0
|
|
; GFX6-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX6-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX6-NEXT: s_endpgm
|
|
;
|
|
; GFX8-LABEL: s_and_inline_high_imm_f32_neg_4.0_i64:
|
|
; GFX8: ; %bb.0:
|
|
; GFX8-NEXT: s_load_dword s6, s[4:5], 0x38
|
|
; GFX8-NEXT: s_load_dwordx2 s[0:1], s[4:5], 0x24
|
|
; GFX8-NEXT: s_mov_b32 s3, 0xf000
|
|
; GFX8-NEXT: s_mov_b32 s2, -1
|
|
; GFX8-NEXT: v_mov_b32_e32 v0, 0
|
|
; GFX8-NEXT: s_waitcnt lgkmcnt(0)
|
|
; GFX8-NEXT: s_and_b32 s4, s6, -4.0
|
|
; GFX8-NEXT: v_mov_b32_e32 v1, s4
|
|
; GFX8-NEXT: buffer_store_dwordx2 v[0:1], off, s[0:3], 0
|
|
; GFX8-NEXT: s_endpgm
|
|
;
|
|
; EG-LABEL: s_and_inline_high_imm_f32_neg_4.0_i64:
|
|
; EG: ; %bb.0:
|
|
; EG-NEXT: ALU 4, @4, KC0[CB0:0-32], KC1[]
|
|
; EG-NEXT: MEM_RAT_CACHELESS STORE_RAW T0.XY, T1.X, 1
|
|
; EG-NEXT: CF_END
|
|
; EG-NEXT: PAD
|
|
; EG-NEXT: ALU clause starting at 4:
|
|
; EG-NEXT: AND_INT * T0.Y, KC0[3].X, literal.x,
|
|
; EG-NEXT: -1065353216(-4.000000e+00), 0(0.000000e+00)
|
|
; EG-NEXT: MOV T0.X, 0.0,
|
|
; EG-NEXT: LSHR * T1.X, KC0[2].Y, literal.x,
|
|
; EG-NEXT: 2(2.802597e-45), 0(0.000000e+00)
|
|
%and = and i64 %a, 13871086852301127680
|
|
store i64 %and, ptr addrspace(1) %out, align 8
|
|
ret void
|
|
}
|
|
attributes #0 = { nounwind readnone }
|