9e9907f1cf
Similar to 806761a7629df268c8aed49657aeccffa6bca449. For IR files without a target triple, -mtriple= specifies the full target triple while -march= merely sets the architecture part of the default target triple, leaving a target triple which may not make sense, e.g. amdgpu-apple-darwin. Therefore, -march= is error-prone and not recommended for tests without a target triple. The issue has been benign as we recognize $unknown-apple-darwin as ELF instead of rejecting it outrightly. This patch changes AMDGPU tests to not rely on the default OS/environment components. Tests that need fixes are not changed: ``` LLVM :: CodeGen/AMDGPU/fabs.f64.ll LLVM :: CodeGen/AMDGPU/fabs.ll LLVM :: CodeGen/AMDGPU/floor.ll LLVM :: CodeGen/AMDGPU/fneg-fabs.f64.ll LLVM :: CodeGen/AMDGPU/fneg-fabs.ll LLVM :: CodeGen/AMDGPU/r600-infinite-loop-bug-while-reorganizing-vector.ll LLVM :: CodeGen/AMDGPU/schedule-if-2.ll ```
41 lines
1.2 KiB
YAML
41 lines
1.2 KiB
YAML
# RUN: llc -mtriple=amdgcn -mcpu=gfx1030 -verify-machineinstrs -run-pass=greedy -stress-regalloc=2 %s -o - | FileCheck -check-prefix=GCN %s
|
|
|
|
# Make sure there's no verifier error after register allocation
|
|
# introduces vreg defs when the MIR parser infers SSA.
|
|
|
|
---
|
|
name: ra_introduces_vreg_def
|
|
tracksRegLiveness: true
|
|
machineFunctionInfo:
|
|
scratchRSrcReg: '$sgpr0_sgpr1_sgpr2_sgpr3'
|
|
frameOffsetReg: '$sgpr33'
|
|
stackPtrOffsetReg: '$sgpr32'
|
|
argumentInfo:
|
|
privateSegmentBuffer: { reg: '$sgpr0_sgpr1_sgpr2_sgpr3' }
|
|
body: |
|
|
; GCN-LABEL: name: ra_introduces_vreg_def
|
|
; GCN: [[COPY_V0:%[0-9]+]]:vgpr_32 = COPY $vgpr0
|
|
; GCN: [[COPY_V1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
|
|
bb.0:
|
|
liveins: $vgpr0, $vgpr1
|
|
%0:vgpr_32 = COPY $vgpr0
|
|
%1:vgpr_32 = COPY $vgpr1
|
|
S_NOP 0, implicit %0
|
|
S_NOP 0, implicit %1
|
|
|
|
bb.1:
|
|
$vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
$vgpr1 = V_MOV_B32_e32 1, implicit $exec
|
|
S_NOP 0, implicit %0
|
|
S_NOP 0, implicit %1
|
|
|
|
bb.2:
|
|
S_CBRANCH_EXECNZ %bb.1, implicit $exec
|
|
|
|
bb.3:
|
|
$exec_lo = S_OR_B32 $exec_lo, undef $sgpr4, implicit-def $scc
|
|
$vgpr0 = COPY %0
|
|
S_SETPC_B64_return undef $sgpr30_sgpr31, implicit $vgpr0
|
|
|
|
...
|