Maryam Moghadas 196548988e
[PowerPC] Add support for AMO store builtins (#170933)
This commit adds 4 Clang builtins for PowerPC AMO store operations:

__builtin_amo_stwat for 32-bit unsigned operations
__builtin_amo_stdat for 64-bit unsigned operations
__builtin_amo_stwat_s for 32-bit signed operations
__builtin_amo_stdat_s for 64-bit signed operations

and maps GCC's AMO store functions to these Clang builtins for
compatibility.
2026-01-19 10:58:32 -05:00

121 lines
3.6 KiB
LLVM

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu \
; RUN: -mcpu=pwr9 -ppc-asm-full-reg-names < %s \
; RUN: | FileCheck %s
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-ibm-aix \
; RUN: -mcpu=pwr9 -ppc-asm-full-reg-names < %s \
; RUN: | FileCheck %s --check-prefix=CHECK-BE
define void @test_lwat(ptr noundef %ptr, i32 noundef %value, ptr nocapture %resp) {
; CHECK-LABEL: test_lwat:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mr r7, r4
; CHECK-NEXT: lwat r6, r3, 0
; CHECK-NEXT: stw r6, 0(r5)
; CHECK-NEXT: blr
;
; CHECK-BE-LABEL: test_lwat:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: mr r7, r4
; CHECK-BE-NEXT: lwat r6, r3, 0
; CHECK-BE-NEXT: stw r6, 0(r5)
; CHECK-BE-NEXT: blr
entry:
%0 = tail call i32 @llvm.ppc.amo.lwat(ptr %ptr, i32 %value, i32 0)
store i32 %0, ptr %resp, align 4
ret void
}
define void @test_ldat(ptr noundef %ptr, i64 noundef %value, ptr nocapture %resp) {
; CHECK-LABEL: test_ldat:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: mr r7, r4
; CHECK-NEXT: ldat r6, r3, 0
; CHECK-NEXT: std r6, 0(r5)
; CHECK-NEXT: blr
;
; CHECK-BE-LABEL: test_ldat:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: mr r7, r4
; CHECK-BE-NEXT: ldat r6, r3, 0
; CHECK-BE-NEXT: std r6, 0(r5)
; CHECK-BE-NEXT: blr
entry:
%0 = tail call i64 @llvm.ppc.amo.ldat(ptr %ptr, i64 %value, i32 0)
store i64 %0, ptr %resp, align 8
ret void
}
define void @test_lwat_cond(ptr noundef %ptr, ptr nocapture %resp) {
; CHECK-LABEL: test_lwat_cond:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: lwat r6, r3, 24
; CHECK-NEXT: stw r6, 0(r4)
; CHECK-NEXT: blr
;
; CHECK-BE-LABEL: test_lwat_cond:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: lwat r6, r3, 24
; CHECK-BE-NEXT: stw r6, 0(r4)
; CHECK-BE-NEXT: blr
entry:
%0 = tail call i32 @llvm.ppc.amo.lwat.cond(ptr %ptr, i32 24)
store i32 %0, ptr %resp, align 4
ret void
}
define void @test_ldat_cond(ptr noundef %ptr, ptr nocapture %resp) {
; CHECK-LABEL: test_ldat_cond:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: ldat r6, r3, 24
; CHECK-NEXT: std r6, 0(r4)
; CHECK-NEXT: blr
;
; CHECK-BE-LABEL: test_ldat_cond:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: ldat r6, r3, 24
; CHECK-BE-NEXT: std r6, 0(r4)
; CHECK-BE-NEXT: blr
entry:
%0 = tail call i64 @llvm.ppc.amo.ldat.cond(ptr %ptr, i32 24)
store i64 %0, ptr %resp, align 8
ret void
}
define void @test_stwat(ptr noundef %ptr, i32 noundef %value) {
; CHECK-LABEL: test_stwat:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stwat r4, r3, 0
; CHECK-NEXT: blr
;
; CHECK-BE-LABEL: test_stwat:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: stwat r4, r3, 0
; CHECK-BE-NEXT: blr
entry:
tail call void @llvm.ppc.amo.stwat(ptr %ptr, i32 %value, i32 0)
ret void
}
define void @test_stdat(ptr noundef %ptr, i64 noundef %value) {
; CHECK-LABEL: test_stdat:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: stdat r4, r3, 0
; CHECK-NEXT: blr
;
; CHECK-BE-LABEL: test_stdat:
; CHECK-BE: # %bb.0: # %entry
; CHECK-BE-NEXT: stdat r4, r3, 0
; CHECK-BE-NEXT: blr
entry:
tail call void @llvm.ppc.amo.stdat(ptr %ptr, i64 %value, i32 0)
ret void
}
declare i64 @llvm.ppc.amo.ldat(ptr, i64, i32 immarg)
declare i32 @llvm.ppc.amo.lwat(ptr, i32, i32 immarg)
declare i64 @llvm.ppc.amo.ldat.cond(ptr, i32 immarg)
declare i32 @llvm.ppc.amo.lwat.cond(ptr, i32 immarg)
declare void @llvm.ppc.amo.stwat(ptr, i32, i32 immarg)
declare void @llvm.ppc.amo.stdat(ptr, i64, i32 immarg)