shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
mssefat 71039bbc58
[AMDGPU] Fix register class constraints for si-fold-operands pass when folding immediate into copies (#131387) 
Fixes https://github.com/llvm/llvm-project/issues/130020

This fixes an issue where the si-fold-operands pass would incorrectly
fold immediate values into COPY instructions targeting av_32 registers.

The pass now checks register class constraints before attempting to fold
the immediate.
2025-04-30 17:36:46 -05:00
..
AArch64
[InstrRef] Preserve debug instr num in aarch64-ldst-opt. (#136009)
2025-04-30 14:17:22 -07:00
AMDGPU
[AMDGPU] Fix register class constraints for si-fold-operands pass when folding immediate into copies (#131387)
2025-04-30 17:36:46 -05:00
ARC
…
ARM
[CGP] Despeculate ctlz/cttz with "illegal" integer types (#137197)
2025-04-29 22:33:40 +03:00
AVR
[clang][AVR] Improve compatibility of inline assembly with avr-gcc (#136534)
2025-04-23 18:42:07 +08:00
BPF
…
CSKY
…
DirectX
[DirectX] legalize memset (#136244)
2025-04-30 17:09:28 -04:00
Generic
[DebugInfo][RemoveDIs] Remove debug-intrinsic printing cmdline options (#131855)
2025-04-01 14:27:11 +01:00
Hexagon
[MachinePipeliner] Use AliasAnalysis properly when analyzing loop-carried dependencies (#136691)
2025-04-23 18:11:34 +09:00
Inputs
…
Lanai
…
LoongArch
[LoongArch] Try to widen shuffle mask (#136081)
2025-04-28 14:25:52 +08:00
M68k
…
Mips
Revert "CodeGen: Add ISD::AssertNoFPClass (#135946)"
2025-04-30 16:16:26 +08:00
MIR
[AMDGPU] Remove the AnnotateKernelFeatures pass (#130198)
2025-04-15 15:17:33 -07:00
MLRegAlloc
…
MSP430
…
NVPTX
[NVPTX] Support BFloat Store Parameter (#137074)
2025-04-24 15:45:58 -04:00
PowerPC
[PowerPC] Fix an LowerADDSUBO_CARRY error when converting carry bit for usubo_carry (#137809)
2025-04-30 10:39:09 -04:00
RISCV
Reland [llvm] Add support for llvm IR atomicrmw fminimum/fmaximum instructions (#137701)
2025-04-30 22:06:37 +01:00
SPARC
[CGP] Despeculate ctlz/cttz with "illegal" integer types (#137197)
2025-04-29 22:33:40 +03:00
SPIRV
[SPIRV] Fix test with VK1.3 validation (#137633)
2025-04-30 09:47:57 -04:00
SystemZ
[MachineLICM] Recognize registers clobbered at EH landing pad entry (#122446)
2025-04-25 22:27:27 +02:00
Thumb
…
Thumb2
[DAGCombiner] Eliminate fp casts if we have the right fast math flags (#131345)
2025-04-28 11:21:51 +01:00
VE
Reland [SelectionDAG] Folding ZERO-EXTEND/SIGN_EXTEND poison to Poison value in getNode (#136701)
2025-04-22 17:36:41 -04:00
WebAssembly
[IR] Don't allow values of opaque type (#137625)
2025-04-30 15:01:00 +02:00
WinCFGuard
…
WinEH
…
X86
[llvm] Linker flags for UEFI (#137878)
2025-04-30 12:14:58 -07:00
XCore
…
Xtensa
[Xtensa] Implement Xtensa Mul and Div Options. (#132157)
2025-04-18 20:22:03 +03:00