Logo
Explore Help
Sign In
shylie/llvm-project
1
0
Fork 0
You've already forked llvm-project
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/Transforms/LoopVectorize/PowerPC
History
Mel Chen f196b1d66f
[VPlan] Extract reverse operation for reverse accesses (#146525)
This patch introduces VPInstruction::Reverse and extracts the reverse
operations of loaded/stored values from reverse memory accesses. This
extraction facilitates future support for permutation elimination within
VPlan.
2025-12-18 14:57:48 +00:00
..
exit-branch-cost.ll
…
interleave_IC.ll
…
interleaved-pointer-runtime-check-unprofitable.ll
…
large-loop-rdx.ll
…
lit.local.cfg
…
massv-altivec.ll
…
massv-calls.ll
…
massv-nobuiltin.ll
…
massv-unsupported.ll
…
optimal-epilog-vectorization-profitability.ll
…
optimal-epilog-vectorization.ll
[VPlan] Extract reverse operation for reverse accesses (#146525)
2025-12-18 14:57:48 +00:00
pr30990.ll
…
pr41179.ll
…
predcost.ll
…
reg-usage.ll
…
small-loop-rdx.ll
…
stride-vectorization.ll
…
vectorize-bswap.ll
[VPlan] Keep common flags during CSE. (#157664)
2025-09-10 10:20:48 +00:00
vectorize-force-tail-with-evl.ll
…
vectorize-only-for-real.ll
…
vplan-force-tail-with-evl.ll
…
vplan-scalarivsext-crash.ll
…
vsx-tsvc-s173.ll
…
widened-massv-call.ll
…
widened-massv-vfabi-attr.ll
…
Powered by Gitea Version: 1.23.1 Page: 1222ms Template: 10ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API