d41ecfab92
This adds the default attributes (nocallback, nosync, nofree, willreturn) to some X86 intrinsics. This will be needed to avoid optimization regressions in the future (once we remove the readonly -> willreturn implication for intrinsics). Due to the number of intrinsics, this patch focuses just on the IntrNoMem intrinsics up to the AVX2 section. Differential Revision: https://reviews.llvm.org/D136939
27 lines
1.1 KiB
LLVM
27 lines
1.1 KiB
LLVM
; RUN: llvm-as < %s | llvm-dis | FileCheck %s
|
|
; RUN: verify-uselistorder < %s
|
|
|
|
define i32 @foo(<2 x i64> %bar) nounwind {
|
|
entry:
|
|
; CHECK: call i32 @llvm.x86.sse41.ptestc(<2 x i64>
|
|
%res1 = call i32 @llvm.x86.sse41.ptestc(<2 x i64> %bar, <2 x i64> %bar)
|
|
; CHECK: call i32 @llvm.x86.sse41.ptestz(<2 x i64>
|
|
%res2 = call i32 @llvm.x86.sse41.ptestz(<2 x i64> %bar, <2 x i64> %bar)
|
|
; CHECK: call i32 @llvm.x86.sse41.ptestnzc(<2 x i64>
|
|
%res3 = call i32 @llvm.x86.sse41.ptestnzc(<2 x i64> %bar, <2 x i64> %bar)
|
|
%add1 = add i32 %res1, %res2
|
|
%add2 = add i32 %add1, %res2
|
|
ret i32 %add2
|
|
}
|
|
|
|
; CHECK: declare i32 @llvm.x86.sse41.ptestc(<2 x i64>, <2 x i64>) #1
|
|
; CHECK: declare i32 @llvm.x86.sse41.ptestz(<2 x i64>, <2 x i64>) #1
|
|
; CHECK: declare i32 @llvm.x86.sse41.ptestnzc(<2 x i64>, <2 x i64>) #1
|
|
|
|
declare i32 @llvm.x86.sse41.ptestc(<2 x i64>, <2 x i64>) nounwind readnone
|
|
declare i32 @llvm.x86.sse41.ptestz(<2 x i64>, <2 x i64>) nounwind readnone
|
|
declare i32 @llvm.x86.sse41.ptestnzc(<2 x i64>, <2 x i64>) nounwind readnone
|
|
|
|
; CHECK: attributes #0 = { nounwind }
|
|
; CHECK: attributes #1 = { nocallback nofree nosync nounwind readnone willreturn }
|