llvm-project/llvm/test/CodeGen/ARM/large-stack.ll
John Brawn f83ab2b3be [ARM] Improve generation of thumb stack accesses
Currently when a stack access is out of range of an sp-relative ldr or
str then we jump straight to generating the offset with a literal pool
load or mov32 pseudo-instruction. This patch improves that in two
ways:
 * If the offset is within range of sp-relative add plus an ldr then
   use that.
 * When we use the mov32 pseudo-instruction, if putting part of the
   offset into the ldr will simplify the expansion of the mov32 then
   do so.

Differential Revision: https://reviews.llvm.org/D156875
2023-08-07 17:53:32 +01:00

52 lines
1.7 KiB
LLVM

; RUN: llc -mtriple=arm-eabi %s -o /dev/null
; RUN: llc -mtriple=thumbv6m-eabi -mattr=+execute-only %s -o - -filetype=obj | \
; RUN: llvm-objdump -d --no-leading-addr --no-show-raw-insn - | FileCheck %s
define void @test1() {
; CHECK-LABEL: <test1>:
;; are we using correct prologue immediate materialization pattern for
;; execute only
; CHECK: sub sp, #0x100
%tmp = alloca [ 64 x i32 ] , align 4
ret void
}
define void @test2() {
; CHECK-LABEL: <test2>:
;; are we using correct prologue immediate materialization pattern for
;; execute-only
; CHECK: movs [[REG:r[0-9]+]], #0xff
; CHECK-NEXT: lsls [[REG]], [[REG]], #0x8
; CHECK-NEXT: adds [[REG]], #0xff
; CHECK-NEXT: lsls [[REG]], [[REG]], #0x8
; CHECK-NEXT: adds [[REG]], #0xef
; CHECK-NEXT: lsls [[REG]], [[REG]], #0x8
; CHECK-NEXT: adds [[REG]], #0xb8
%tmp = alloca [ 4168 x i8 ] , align 4
ret void
}
define i32 @test3() {
;; are we using correct prologue immediate materialization pattern for
;; execute-only
; CHECK-LABEL: <test3>:
; CHECK: movs [[REG:r[0-9]+]], #0xcf
; CHECK-NEXT: lsls [[REG]], [[REG]], #0x8
; CHECK-NEXT: adds [[REG]], #0xff
; CHECK-NEXT: lsls [[REG]], [[REG]], #0x8
; CHECK-NEXT: adds [[REG]], #0xff
; CHECK-NEXT: lsls [[REG]], [[REG]], #0x8
; CHECK-NEXT: adds [[REG]], #0xf0
%retval = alloca i32, align 4
%tmp = alloca i32, align 4
%a = alloca [u0x30000001 x i8], align 16
store i32 0, ptr %tmp
;; are we choosing correct store/tSTRspi pattern for execute-only
; CHECK: movs [[REG:r[0-9]+]], #0x30
; CHECK-NEXT: lsls [[REG]], [[REG]], #0x18
; CHECK-NEXT: add [[REG]], sp
; CHECK-NEXT: str {{r[0-9]+}}, [[[REG]], #0x8]
%tmp1 = load i32, ptr %tmp
ret i32 %tmp1
}