1a3e89aa2b
Summary: The INLINEASM MIR instructions use immediate operands to encode the values of some operands. The MachineInstr pretty printer function already handles those operands and prints human readable annotations instead of the immediates. This patch adds similar annotations to the output of the MIRPrinter, however uses the new MIROperandComment feature. Reviewers: SjoerdMeijer, arsenm, efriedma Reviewed By: arsenm Subscribers: qcolombet, sdardis, jvesely, wdng, nhaehnle, hiraditya, jrtc27, atanasyan, kerbowa, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D78088
359 lines
9.4 KiB
YAML
359 lines
9.4 KiB
YAML
# RUN: llc -march=amdgcn -verify-machineinstrs -run-pass si-optimize-exec-masking-pre-ra %s -o - | FileCheck -check-prefix=GCN %s
|
|
|
|
# GCN-LABEL: name: kill_all
|
|
# GCN: bb.0:
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: kill_all
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vreg_64 }
|
|
- { id: 1, class: vgpr_32 }
|
|
- { id: 2, class: vgpr_32 }
|
|
- { id: 3, class: sgpr_32 }
|
|
- { id: 4, class: sgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
%0 = IMPLICIT_DEF
|
|
%3 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
%1 = FLAT_LOAD_DWORD %0, 0, 0, 0, 0, implicit $exec, implicit $flat_scr :: (load 4)
|
|
%2 = V_ADD_F32_e64 0, killed %1, 0, 1, 0, 0, implicit $exec
|
|
%4 = S_ADD_U32 %3, 1, implicit-def $scc
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: load_without_memoperand
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: dead %1:vgpr_32 = FLAT_LOAD_DWORD %0, 0, 0, 0, 0, implicit $exec, implicit $flat_scr
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: load_without_memoperand
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vreg_64 }
|
|
- { id: 1, class: vgpr_32 }
|
|
- { id: 2, class: vgpr_32 }
|
|
- { id: 3, class: sgpr_32 }
|
|
- { id: 4, class: sgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
%0 = IMPLICIT_DEF
|
|
%3 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
%1 = FLAT_LOAD_DWORD %0, 0, 0, 0, 0, implicit $exec, implicit $flat_scr
|
|
%2 = V_ADD_F32_e64 0, killed %1, 0, 1, 0, 0, implicit $exec
|
|
%4 = S_ADD_U32 %3, 1, implicit-def $scc
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: load_volatile
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: dead %1:vgpr_32 = FLAT_LOAD_DWORD %0, 0, 0, 0, 0, implicit $exec, implicit $flat_scr :: (volatile load 4)
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: load_volatile
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vreg_64 }
|
|
- { id: 1, class: vgpr_32 }
|
|
- { id: 2, class: vgpr_32 }
|
|
- { id: 3, class: sgpr_32 }
|
|
- { id: 4, class: sgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
%0 = IMPLICIT_DEF
|
|
%3 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
%1 = FLAT_LOAD_DWORD %0, 0, 0, 0, 0, implicit $exec, implicit $flat_scr :: (volatile load 4)
|
|
%2 = V_ADD_F32_e64 0, killed %1, 0, 1, 0, 0, implicit $exec
|
|
%4 = S_ADD_U32 %3, 1, implicit-def $scc
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: store
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: FLAT_STORE_DWORD %0, %1, 0, 0, 0, 0, implicit $exec, implicit $flat_scr :: (store 4)
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: store
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vreg_64 }
|
|
- { id: 1, class: vgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
%0 = IMPLICIT_DEF
|
|
%1 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
FLAT_STORE_DWORD %0, %1, 0, 0, 0, 0, implicit $exec, implicit $flat_scr :: (store 4)
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: barrier
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: S_BARRIER
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: barrier
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
S_BARRIER
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: call
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: $sgpr4_sgpr5 = S_SWAPPC_B64 $sgpr2_sgpr3
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: call
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr2_sgpr3
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
$sgpr4_sgpr5 = S_SWAPPC_B64 $sgpr2_sgpr3
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: exp
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: EXP 32, undef %0:vgpr_32, undef %1:vgpr_32, %2, undef %3:vgpr_32, 0, 0, 15, implicit $exec
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: exp
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vgpr_32 }
|
|
- { id: 1, class: vgpr_32 }
|
|
- { id: 2, class: vgpr_32 }
|
|
- { id: 3, class: vgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
%2 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
EXP 32, undef %0, undef %1, killed %2, undef %3, 0, 0, 15, implicit $exec
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: return_to_epilog
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: SI_RETURN_TO_EPILOG killed $vgpr0
|
|
name: return_to_epilog
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$vgpr0 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
SI_RETURN_TO_EPILOG killed $vgpr0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: split_block
|
|
# GCN: bb.0:
|
|
# GCN-NEXT: successors: %bb.1
|
|
# GCN-NOT: S_OR_B64
|
|
# GCN: bb.1:
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: split_block
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vgpr_32 }
|
|
- { id: 1, class: vgpr_32 }
|
|
- { id: 2, class: sgpr_32 }
|
|
- { id: 3, class: sgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
|
|
bb.1:
|
|
%0 = IMPLICIT_DEF
|
|
%2 = IMPLICIT_DEF
|
|
%1 = V_ADD_F32_e64 0, killed %0, 0, 1, 0, 0, implicit $exec
|
|
%3 = S_ADD_U32 %2, 1, implicit-def $scc
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: split_block_empty_block
|
|
# GCN: bb.0:
|
|
# GCN-NEXT: successors: %bb.1
|
|
# GCN-NOT: S_OR_B64
|
|
# GCN: bb.1:
|
|
# GCN: bb.2:
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: split_block_empty_block
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
|
|
bb.1:
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: split_block_uncond_branch
|
|
# GCN: bb.0:
|
|
# GCN-NEXT: successors: %bb.1
|
|
# GCN: S_BRANCH %bb.1
|
|
# GCN-NOT: S_OR_B64
|
|
# GCN: bb.1:
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: split_block_uncond_branch
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
S_BRANCH %bb.1
|
|
|
|
bb.1:
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: split_block_cond_branch
|
|
# GCN: bb.0:
|
|
# GCN-NEXT: successors: %bb.2(0x40000000), %bb.1(0x40000000)
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, $vcc, implicit-def $scc
|
|
# GCN: S_CBRANCH_VCCNZ %bb.2, implicit undef $vcc
|
|
# GCN: bb.1:
|
|
# GCN: bb.2:
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: split_block_cond_branch
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, $vcc, implicit-def $scc
|
|
S_CBRANCH_VCCNZ %bb.2, implicit undef $vcc
|
|
|
|
bb.1:
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: two_preds_both_dead
|
|
# GCN: bb.0:
|
|
# GCN-NEXT: successors: %bb.2
|
|
# GCN-NOT: S_OR
|
|
# GCN: S_BRANCH %bb.2
|
|
# GCN: bb.1:
|
|
# GCN-NEXT: successors: %bb.2
|
|
# GCN-NOT: S_AND
|
|
# GCN: S_BRANCH %bb.2
|
|
# GCN: bb.2:
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: two_preds_both_dead
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
S_BRANCH %bb.2
|
|
|
|
bb.1:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_AND_B64 $exec, killed $vcc, implicit-def $scc
|
|
S_BRANCH %bb.2
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
---
|
|
# GCN-LABEL: name: two_preds_one_dead
|
|
# GCN: bb.0:
|
|
# GCN-NEXT: successors: %bb.2
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: S_BARRIER
|
|
# GCN-NEXT: S_BRANCH %bb.2
|
|
# GCN: bb.1:
|
|
# GCN-NEXT: successors: %bb.2
|
|
# GCN-NOT: S_AND
|
|
# GCN: S_BRANCH %bb.2
|
|
# GCN: bb.2:
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: two_preds_one_dead
|
|
tracksRegLiveness: true
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
S_BARRIER
|
|
S_BRANCH %bb.2
|
|
|
|
bb.1:
|
|
$vcc = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_AND_B64 $exec, killed $vcc, implicit-def $scc
|
|
S_BRANCH %bb.2
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
# GCN-LABEL: name: implicit_use_on_S_ENDPGM 0
|
|
# GCN: V_ADD_I32
|
|
# GCN: COPY
|
|
# GCN: V_ADDC_U32
|
|
# GCN: S_ENDPGM 0, implicit %3
|
|
name: implicit_use_on_S_ENDPGM 0
|
|
tracksRegLiveness: true
|
|
|
|
body: |
|
|
bb.0:
|
|
dead %0:vgpr_32 = V_ADD_I32_e32 12345, undef %1:vgpr_32, implicit-def $vcc, implicit $exec
|
|
%2:sreg_64_xexec = COPY $vcc
|
|
%3:vgpr_32, dead %4:sreg_64_xexec = V_ADDC_U32_e64 undef %5:vgpr_32, undef %6:vgpr_32, %2, 0, implicit $exec
|
|
S_ENDPGM 0, implicit %3
|
|
|
|
...
|
|
|
|
---
|
|
# GCN-LABEL: name: inlineasm_nosideeffect
|
|
# GCN-NOT: S_OR_B64
|
|
# GCN-NOT: INLINEASM
|
|
# GCN: S_ENDPGM 0
|
|
name: inlineasm_nosideeffect
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vreg_64 }
|
|
- { id: 1, class: vgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
%0 = IMPLICIT_DEF
|
|
%1 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
%2:sreg_64 = IMPLICIT_DEF
|
|
INLINEASM &"", 0
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
---
|
|
# GCN-LABEL: name: inlineasm_sideeffect
|
|
# GCN: $sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
# GCN-NEXT: IMPLICIT_DEF
|
|
# GCN-NEXT: INLINEASM
|
|
# GCN-NEXT: S_ENDPGM 0
|
|
name: inlineasm_sideeffect
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: vreg_64 }
|
|
- { id: 1, class: vgpr_32 }
|
|
body: |
|
|
bb.0:
|
|
$vcc = IMPLICIT_DEF
|
|
%0 = IMPLICIT_DEF
|
|
%1 = IMPLICIT_DEF
|
|
$sgpr0_sgpr1 = S_OR_B64 $exec, killed $vcc, implicit-def $scc
|
|
%2:sreg_64 = IMPLICIT_DEF
|
|
INLINEASM &"", 1
|
|
S_ENDPGM 0
|
|
...
|