llvm-project

AArch64

Revert "[SLP]Fix codegen of compares with consts, being trunced"

2026-03-23 06:27:08 -07:00

AMDGPU

[AMDGPU] Add f32 cost model for exp/exp2/exp10 intrinsics (#185369 )

2026-03-10 11:08:39 -05:00

ARM

[SLP]Check the MainOp matches the requirements for the instructions

2025-01-28 06:00:52 -08:00

NVPTX

[SLP]Exclude non-profitable subtrees.

2025-12-30 09:32:05 -08:00

PowerPC

[SLP]Disable modeling disjoint reduction or as bitcast for big endian

2026-02-03 06:16:25 -08:00

RISCV

[SLP]Do not consider copyable node with SplitVectorize parent

2026-03-21 06:56:59 -07:00

SystemZ

[SLP] Loop aware cost model/tree building

2026-03-18 17:54:01 -04:00

VE

…

WebAssembly

[SLP] Avoid -passes=instcombine stages in SLP tests (#146257 )

2025-07-02 06:14:41 -04:00

X86

[SLP]Fix patterns for compile time blow up with ordered reductions

2026-03-22 13:42:54 -07:00

XCore

…

abs-overflow-incorrect-minbws.ll

…

addsub.ll

[SLP]Reduce number of alternate instruction, where possible

2025-03-12 08:18:51 -07:00

alt-cmp-vectorize.ll

…

alternate-cmp-swapped-pred-parent.ll

[SLP]Add cost estimation for gather node reshuffling

2024-12-24 15:35:29 -05:00

alternate-non-profitable.ll

[SLP]Prefer copyable over alternate

2026-03-20 11:59:59 -04:00

alternate-opcode-sindle-bv.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526 )

2025-07-15 15:19:27 +01:00

arith-div-undef.ll

…

bbi-106161.ll

[SLP] Make getSameOpcode support interchangeable instructions. (#135797 )

2025-04-16 00:08:59 +08:00

big-number-reduced-values.ll

[SLP]Do not overflow number of the reduced values

2026-02-15 11:02:32 -08:00

bool-logical-op-reduction-with-poison.ll

[SLP]Enable Shl as a base opcode in copyables (#156766 )

2025-10-06 07:07:37 -04:00

boolean-op-with-poisons.ll

[SLP]FIx order of bool logical ops, if the right op is used in the first reduction operarion

2025-12-28 11:52:44 -08:00

buildvector-insert-mask-size.ll

…

buildvector-nodes-dependency.ll

[SLP] Initial support for ordered reductions

2026-03-20 13:45:14 -04:00

call-arg-reduced-by-minbitwidth.ll

…

catchswitch.ll

…

consecutive-access.ll

[SLP] Loop aware cost model/tree building

2026-03-18 17:54:01 -04:00

const-bool-logical-or-reduction.ll

…

crash_exceed_scheduling.ll

[SLP]Enable float point math ops as copyables elements.

2025-12-26 11:55:58 -08:00

crash_extractelement_poison.ll

…

diamond_broadcast.ll

…

empty-struct.ll

…

ext-after-phi-node.ll

…

ext-int-reduced-not-operand.ll

[SLP]Remove Alternate early profitability checks in favor of throttling

2026-03-08 09:37:51 -04:00

extended-vectorized-gathered-inst.ll

…

external-user-instruction-minbitwidth.ll

…

extract_with_non_const_index.ll

…

extract-many-users-buildvector.ll

[SLP]Prefer copyable over alternate

2026-03-20 11:59:59 -04:00

extract-vectorized-operand.ll

…

extractelement-insertpoint.ll

[llvm][test] Fix REQUIRES in extractelement-insertpoint.ll

2025-07-03 13:14:42 +00:00

extractlements-gathered-first-node.ll

…

extracts-with-undefs.ll

[SLP]Initial FMAD support (#149102 )

2025-08-11 05:53:55 -07:00

fix-113880.ll

[SLP] NFC. Replace TreeEntry::setOperandsInOrder with VLOperands. (#118949 )

2024-12-11 10:09:23 +08:00

freeze-signedness-missed.ll

[SLP] Loop aware cost model/tree building

2026-03-18 17:54:01 -04:00

full-overlap-non-schedulable.ll

[SLPVectorizer] Move X86 specific handling into X86TTIImpl. (#137830 )

2025-04-30 17:11:27 +02:00

gather_extract_from_vectorbuild.ll

[SLP]Exclude non-profitable subtrees.

2025-12-30 09:32:05 -08:00

gathered-consecutive-loads-different-types.ll

[SLP]Initial support for copyable elements

2025-08-11 09:41:19 -04:00

gep-with-extractelement-many-users.ll

…

insert-crash-index.ll

…

insert-element-build-vector-const.ll

[SLP][NFC]Replace undef with constant zero in tests, NFC

2025-01-17 09:48:03 -08:00

insert-element-build-vector-inseltpoison.ll

[SLP]Fix patterns for compile time blow up with ordered reductions

2026-03-22 13:42:54 -07:00

insert-element-build-vector.ll

[SLP]Fix patterns for compile time blow up with ordered reductions

2026-03-22 13:42:54 -07:00

insert-element-multiple-uses.ll

…

insert-shuffle.ll

…

insertelement-across-zero.ll

…

insertelement-postpone.ll

[SLP]Enable float point math ops as copyables elements.

2025-12-26 11:55:58 -08:00

insertelement-uses-vectorized-index.ll

…

InstructionsState-is-invalid-2.ll

[SLP] Replace MainOp and AltOp in TreeEntry with InstructionsState. (#122443 )

2025-01-18 10:23:20 +08:00

int_sideeffect.ll

…

int-bitcast-minbitwidth.ll

…

is_fpclass.ll

…

isCommutative.ll

[SLP] Fix isCommutative to check uses of the original instruction instead of the converted instruction. (#143094 )

2025-06-17 22:03:14 +08:00

isOpcodeOrAlt.ll

[SLP] Make getSameOpcode support interchangeable instructions. (#135797 )

2025-04-16 00:08:59 +08:00

jumbled_store_crash.ll

…

last-buildvector-node.ll

[SLP]Recalculate dependencies for the buildvector schedule node, if they have copyable node

2026-02-28 12:29:47 -08:00

limit.ll

…

loads-with-large-distance.ll

[SLP] Fix a very long loads offset, being stored in DenseMap

2026-02-16 11:07:22 -08:00

logical-ops-poisonous-repeated.ll

[SLP]Followup fix for the poisonous logical op in reductions

2024-12-26 05:11:26 -08:00

materialize-vector-of-consts.ll

[AArch64][NFC] NFC for const vector as Instruction operand (#116790 )

2024-11-21 10:23:05 +05:30

minbitwidth-multiuse-with-insertelement.ll

…

minbitwidth-node-with-multi-users.ll

[SLP]Enable support for logical ops in copyables (#162945 )

2025-10-13 08:01:32 -04:00

minbitwidth-user-not-min.ll

…

multi-node-vectorized-insts.ll

…

multi-uses-with-deps-in-first.ll

…

non-power-of-2-bswap.ll

[SLP]Fix legality checks for bswap-based transformations

2026-03-16 11:56:24 -07:00

one-element-vector.ll

…

operand-is-reduced-val.ll

[SLP]Prefer copyable over alternate

2026-03-20 11:59:59 -04:00

orig-btiwidth-les-projected.ll

…

partial-register-extract.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

peek-through-shuffle.ll

…

phi-not-ordered.ll

…

phi-undef-input.ll

…

postponed_gathers.ll

…

pr31599-inseltpoison.ll

…

pr31599.ll

…

rdar128092379.ll

…

reduced-gathered-vectorized.ll

[SLP] Loop aware cost model/tree building

2026-03-18 17:54:01 -04:00

reduction_loads.ll

…

reduction-gather-non-scheduled-extracts.ll

[IR] Mark reduction intrinsics as nocreateundeforpoison (#184173 )

2026-03-03 09:51:12 +01:00

reduction-min-select.ll

…

reduction-modified-values.ll

[SLP]Prefer copyable over alternate

2026-03-20 11:59:59 -04:00

reduction-root-node-with-no-state-but-gathered-loads.ll

[SLP]Do not request the last instruction for first buildvector nodes with no state

2026-03-11 10:11:09 -07:00

reduction-whole-regs-loads.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

reductions.ll

[LV] Create in-loop sub reductions (#147026 )

2025-08-12 10:22:41 +01:00

reorder-clustered-node.ll

[SLP]Add cost estimation for gather node reshuffling

2024-12-24 15:35:29 -05:00

reorder-node.ll

…

reordered-top-scalars.ll

…

reordering-single-phi.ll

[SLP]Model single unique value insert + shuffle as splat + select, where profitable

2025-04-22 11:30:29 -04:00

reschedule.ll

…

resized-alt-shuffle-after-minbw.ll

[SLP]Prefer copyable over alternate

2026-03-20 11:59:59 -04:00

return.ll

…

reudction-or-non-poisoned.ll

…

reused-buildvector-matching-vectorized-node.ll

…

reused-scalar-in-multi-node.ll

…

revec-fix-109835.ll

…

revec-insertelement.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

revec-reduction-logical.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

revec-shufflevector.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

revec.ll

[SLP]Initial support for copyable elements

2025-08-11 09:41:19 -04:00

root-trunc-extract-reuse.ll

…

same-scalar-in-same-phi-extract.ll

…

same-scalars-reordered-in-reduction.ll

…

scalarazied-result.ll

[AArch64] Add better fcmp costs for expanded predicates (#147940 )

2025-08-04 13:42:57 +01:00

scalarization-overhead.ll

[SLP]Improved reduction cost/codegen

2025-02-14 11:03:33 -08:00

semanticly-same.ll

[SLP][NFC] Precommit tests for LShr-UDiv power of 2 transformations (#181925 )

2026-02-17 15:07:51 -08:00

several_store_chains.ll

…

shrink_after_reorder2.ll

…

shuffle-mask-resized.ll

[SLP] Make getSameOpcode support interchangeable instructions. (#135797 )

2025-04-16 00:08:59 +08:00

shuffle-multivector.ll

[SLP]Fix shuffling of entries of the different sizes

2024-11-21 13:08:27 -08:00

shufflebuilder-bug.ll

…

slp-deleted-inst.ll

[SLP] Check if instructions exist after vectorization (#120434 )

2024-12-19 06:21:57 +08:00

slp-hr-with-reuse.ll

…

slp-max-phi-size.ll

…

slp-max-reg-size.ll

…

slp-non-pow-2-insertelement.ll

…

slp-umax-rdx-matcher-crash.ll

[llvm] Remove br i1 undef from some regression tests [NFC] (#118419 )

2024-12-03 20:54:36 +00:00

slp-variable-insertelement.ll

…

splat-buildvector.ll

…

stores-non-ordered.ll

…

test_intermediate_dual_use.ll

[SLP]Do not swap RHS, if it is used in bool op, used as a second operand in a reduction

2025-12-28 13:33:17 -08:00

unknown-entries.ll

…

vectorizable-functions-inseltpoison.ll

…

vectorizable-functions.ll

…

vectorize-reorder-alt-shuffle.ll

[SLP]Exclude non-profitable subtrees.

2025-12-30 09:32:05 -08:00

vectorize-reordered-list.ll

…

zext-incoming-for-neg-icmp.ll

[SLP]Model reduction_add(ext(<n x i1>)) as ext(ctpop(bitcast <n x i1> to int n))

2024-11-22 06:50:25 -08:00