Alexey Bataev 326d4e9033 [SLP]Check if the copyable element is a sub instruciton with abs in isCommutable ...

Need to check if the non-copyable element is an instruction before actually
trying to check its NSW attribute.

2025-11-14 16:09:50 -08:00

..

32-bit.ll

[llvm] Regenerate test checks including TBAA semantics (NFC)

2025-09-12 20:01:17 +02:00

64-bit-vector.ll

…

accelerate-vector-functions-inseltpoison.ll

…

accelerate-vector-functions.ll

…

alternate-vectorization-split-node.ll

[SLP]Support LShr as base for copyable elements

2025-08-14 19:12:27 -07:00

buildvector-reduce.ll

…

buildvector-vectorize.ll

…

commute.ll

[SLP]Initial FMAD support (#149102)

2025-08-11 05:53:55 -07:00

div-like-mixed-with-undefs.ll

[SLP][NFC]Fix UB and constant folded ops in test, NFC

2025-11-01 11:50:39 -07:00

div.ll

…

exp.ll

Reland [VectorUtils] Trivially vectorize ldexp, [l]lround (#152476)

2025-08-07 12:07:29 +01:00

ext-trunc.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

external-non-inst-use.ll

…

external-use-icmp.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

extract-subvector-long-input.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

extractelements-to-shuffle.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

extracts-from-scalarizable-vector.ll

…

fminimumnum.ll

…

fmulladd.ll

…

fpsat.ll

…

fround.ll

Reland [VectorUtils] Trivially vectorize ldexp, [l]lround (#152476)

2025-08-07 12:07:29 +01:00

fshl.ll

…

gather-buildvector-with-minbitwidth-user.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

gather-cost.ll

[SLP] Drop unnecessary '' from around -passes=... arg lists to appease update_test_checks.py when run on DOS. NFC.

2025-07-10 12:18:41 +01:00

gather-load-128.ll

…

gather-load-min-required-vf-2.ll

…

gather-reduce.ll

[SLP] Avoid -passes=instcombine stages in SLP tests (#146257)

2025-07-02 06:14:41 -04:00

gather-root.ll

…

gather-with-minbith-user.ll

…

getelementptr2.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

getelementptr.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

horizontal.ll

…

insertelement-inseltpoison.ll

…

insertelement.ll

…

InstructionsState-is-invalid-0.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

invalid_type.ll

…

landing_pad.ll

…

lit.local.cfg

…

load-store-q.ll

…

loadi8.ll

…

loadorder.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

many-uses-fma-candidate.ll

[SLP]Improved/fixed FMAD support in reductions

2025-09-02 13:09:57 -07:00

masked-loads-side-effects-after-vec.ll

[SLP]Cache data for compressed loads before codegen

2025-04-17 08:43:44 -07:00

matmul.ll

…

memory-runtime-checks-in-loops.ll

…

memory-runtime-checks.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

minbitwidth-cast-node-length.ll

…

minimum-sizes.ll

…

mismatched-intrinsics.ll

…

mul.ll

…

multiple_reduction.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

non-inst-abs-sub-copyable-value.ll

[SLP]Check if the copyable element is a sub instruciton with abs in isCommutable

2025-11-14 16:09:50 -08:00

nontemporal.ll

…

phi-node-bitwidt-op-not.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

phi-use-order-scalable.ll

…

PR38339.ll

…

reduce-add-i64.ll

…

reduce-fadd.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

reduce-maximumnum-minimumnum.ll

[IVDescriptors] Support reductions with minimumnum/maximumnum. (#137335)

2025-04-28 11:16:36 +01:00

remarks.ll

…

reorder-fmuladd-crash.ll

…

reordered-loads.ll

…

reused-scalar-repeated-in-node.ll

[AArch64] Change the cost of fma and fmuladd to match fmul. (#152963)

2025-08-14 21:53:45 +01:00

scalable-external-user.ll

…

scalable-vector.ll

[IR] Replace alignment argument with attribute on masked intrinsics (#163802)

2025-10-20 08:50:09 +00:00

scalarization-overhead.ll

[SLP]Initial FMAD support (#149102)

2025-08-11 05:53:55 -07:00

sdiv-pow2.ll

…

shuffle-vectors-mask-size.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

slp-abs.ll

…

slp-and-reduction.ll

…

slp-fma-loss.ll

Revert "[SLP] Emit reduction instead of 2 extracts + scalar op, when vectorizing operands (#147583)"

2025-07-10 14:55:22 +01:00

slp-frem.ll

…

slp-or-reduction.ll

…

slp-xor-reduction.ll

…

spillcost-di.ll

[llvm] Regenerate test checks including TBAA semantics (NFC)

2025-09-12 20:01:17 +02:00

spillcost-order.ll

…

splat-loads.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

store-ptr.ll

[llvm] Regenerate test checks including TBAA semantics (NFC)

2025-09-12 20:01:17 +02:00

transpose-inseltpoison.ll

[SLP] Avoid -passes=instcombine stages in SLP tests (#146257)

2025-07-02 06:14:41 -04:00

transpose.ll

[SLP] Avoid -passes=instcombine stages in SLP tests (#146257)

2025-07-02 06:14:41 -04:00

trunc-insertion.ll

…

tsc-s116.ll

…

tsc-s352.ll

…

unreachable-blocks-with-phis.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

unsigned-after-sext-node.ll

…

uselistorder.ll

…

user-node-not-in-bitwidths.ll

…

vec3-base.ll

[SLP] Make getSameOpcode support interchangeable instructions. (#135797)

2025-04-16 00:08:59 +08:00

vec3-calls.ll

[SLP]Remove emission of vector_insert/vector_extract intrinsics

2025-07-11 15:26:45 -04:00

vec3-reorder-reshuffle.ll

[AArch64] Change the cost of fma and fmuladd to match fmul. (#152963)

2025-08-14 21:53:45 +01:00

vec15-base.ll

…

vecreduceadd.ll

[AArch64] Improve the cost model for extending mull (#125651)

2025-11-04 07:50:51 +00:00

vector-getelementptr.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

vectorizable-selects-min-max.ll

[SLP] Drop unnecessary '' from around -passes=... arg lists to appease update_test_checks.py when run on DOS. NFC.

2025-07-10 12:18:41 +01:00

vectorizable-selects-uniform-cmps.ll

[AArch64,TTI] Remove RealUse check for vector insert/extract costs. (#146526)

2025-07-15 15:19:27 +01:00

vectorize-free-extracts-inserts.ll

…

widen.ll

…