shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen/AMDGPU/freeze-binary.ll
Jay Foad d748c81218
[AMDGPU] Change the immediate operand of s_waitcnt_depctr / s_wait_alu (#169378) 
The 16-bit immediate operand of s_waitcnt_depctr / s_wait_alu has some
unused bits. Previously codegen would set these bits to 1, but setting
them to 0 matches the SP3 assembler behaviour better, which in turn
means that we can print them using the human readable SP3 syntax:

s_wait_alu 0xfffd ; unused bits set to 1
s_wait_alu 0xff9d ; unused bits set to 0
s_wait_alu depctr_va_vcc(0) ; unused bits set to 0, human readable

Note that the set of unused bits changed between GFX10.1 and GFX10.3.
2025-11-25 11:55:26 +00:00

253 lines
13 KiB
LLVM
Raw Blame History

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1100 < %s | FileCheck %s
define float @freeze_fneg(float %input) nounwind {
; CHECK-LABEL: freeze_fneg:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fneg reassoc nsz arcp contract afn float %input
%y = freeze float %x
%z = fneg reassoc nsz arcp contract afn float %y
ret float %z
}
define float @freeze_fadd(float %input) nounwind {
; CHECK-LABEL: freeze_fadd:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_add_f32_e32 v0, 2.0, v0
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fadd reassoc nsz arcp contract afn float %input, 1.000000e+00
%y = freeze float %x
%z = fadd reassoc nsz arcp contract afn float %y, 1.000000e+00
ret float %z
}
define <4 x float> @freeze_fadd_vec(<4 x float> %input) nounwind {
; CHECK-LABEL: freeze_fadd_vec:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_dual_add_f32 v0, 0x40a00000, v0 :: v_dual_add_f32 v1, 0x40a00000, v1
; CHECK-NEXT: v_dual_add_f32 v2, 0x40a00000, v2 :: v_dual_add_f32 v3, 0x40a00000, v3
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fadd reassoc nsz arcp contract afn <4 x float> %input, <float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00>
%y = freeze <4 x float> %x
%z = fadd reassoc nsz arcp contract afn <4 x float> %y, <float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00>
ret <4 x float> %z
}
define float @freeze_fsub(float %input) nounwind {
; CHECK-LABEL: freeze_fsub:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_subrev_f32_e32 v0, 1.0, v0
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1)
; CHECK-NEXT: v_subrev_f32_e32 v0, 1.0, v0
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fsub reassoc nsz arcp contract afn float %input, 1.000000e+00
%y = freeze float %x
%z = fsub reassoc nsz arcp contract afn float %y, 1.000000e+00
ret float %z
}
define <4 x float> @freeze_fsub_vec(<4 x float> %input) nounwind {
; CHECK-LABEL: freeze_fsub_vec:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_dual_add_f32 v0, 0xc0a00000, v0 :: v_dual_add_f32 v1, 0xc0a00000, v1
; CHECK-NEXT: v_dual_add_f32 v2, 0xc0a00000, v2 :: v_dual_add_f32 v3, 0xc0a00000, v3
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fsub reassoc nsz arcp contract afn <4 x float> %input, <float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00>
%y = freeze <4 x float> %x
%z = fsub reassoc nsz arcp contract afn <4 x float> %y, <float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00>
ret <4 x float> %z
}
define float @freeze_fmul(float %input) nounwind {
; CHECK-LABEL: freeze_fmul:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_mul_f32_e32 v0, 4.0, v0
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fmul reassoc nsz arcp contract afn float %input, 2.000000e+00
%y = freeze float %x
%z = fmul reassoc nsz arcp contract afn float %y, 2.000000e+00
ret float %z
}
define <8 x float> @freeze_fmul_vec(<8 x float> %input) nounwind {
; CHECK-LABEL: freeze_fmul_vec:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_dual_mul_f32 v0, 4.0, v0 :: v_dual_mul_f32 v1, 0x40c00000, v1
; CHECK-NEXT: v_dual_mul_f32 v2, 0x40c00000, v2 :: v_dual_mul_f32 v3, 4.0, v3
; CHECK-NEXT: v_dual_mul_f32 v4, 4.0, v4 :: v_dual_mul_f32 v5, 0x40c00000, v5
; CHECK-NEXT: v_dual_mul_f32 v6, 0x40c00000, v6 :: v_dual_mul_f32 v7, 4.0, v7
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fmul reassoc nsz arcp contract afn <8 x float> %input, <float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00, float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00>
%y = freeze <8 x float> %x
%z = fmul reassoc nsz arcp contract afn <8 x float> %y, <float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00, float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00>
ret <8 x float> %z
}
define float @freeze_fdiv(float %input) nounwind {
; CHECK-LABEL: freeze_fdiv:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_mul_f32_e32 v0, 0x3e800000, v0
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fdiv reassoc nsz arcp contract afn float %input, 2.000000e+00
%y = freeze float %x
%z = fdiv reassoc nsz arcp contract afn float %y, 2.000000e+00
ret float %z
}
define <8 x float> @freeze_fdiv_vec(<8 x float> %input) nounwind {
; CHECK-LABEL: freeze_fdiv_vec:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_dual_mul_f32 v3, 0x3e800000, v3 :: v_dual_mul_f32 v4, 0x3e800000, v4
; CHECK-NEXT: v_dual_mul_f32 v0, 0x3e800000, v0 :: v_dual_mul_f32 v7, 0x3e800000, v7
; CHECK-NEXT: v_dual_mul_f32 v1, 0x3e2aaaab, v1 :: v_dual_mul_f32 v2, 0x3e2aaaab, v2
; CHECK-NEXT: v_dual_mul_f32 v5, 0x3e2aaaab, v5 :: v_dual_mul_f32 v6, 0x3e2aaaab, v6
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = fdiv reassoc nsz arcp contract afn <8 x float> %input, <float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00, float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00>
%y = freeze <8 x float> %x
%z = fdiv reassoc nsz arcp contract afn <8 x float> %y, <float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00, float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00>
ret <8 x float> %z
}
define float @freeze_frem(float %input) nounwind {
; CHECK-LABEL: freeze_frem:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_mul_f32_e32 v1, 0.5, v0
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_trunc_f32_e32 v1, v1
; CHECK-NEXT: v_fmac_f32_e32 v0, -2.0, v1
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_mul_f32_e32 v1, 0.5, v0
; CHECK-NEXT: v_trunc_f32_e32 v1, v1
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1)
; CHECK-NEXT: v_fmac_f32_e32 v0, -2.0, v1
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = frem reassoc nsz arcp contract afn float %input, 2.000000e+00
%y = freeze float %x
%z = frem reassoc nsz arcp contract afn float %y, 2.000000e+00
ret float %z
}
define <8 x float> @freeze_frem_vec(<8 x float> %input) nounwind {
; CHECK-LABEL: freeze_frem_vec:
; CHECK: ; %bb.0:
; CHECK-NEXT: s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; CHECK-NEXT: v_div_scale_f32 v11, null, 0x40400000, 0x40400000, v5
; CHECK-NEXT: v_div_scale_f32 v8, null, 0x40400000, 0x40400000, v2
; CHECK-NEXT: v_div_scale_f32 v20, s0, v5, 0x40400000, v5
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)
; CHECK-NEXT: v_rcp_f32_e32 v13, v11
; CHECK-NEXT: v_rcp_f32_e32 v10, v8
; CHECK-NEXT: v_div_scale_f32 v14, vcc_lo, v2, 0x40400000, v2
; CHECK-NEXT: v_trunc_f32_e32 v12, v0
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_sub_f32_e32 v0, v0, v12
; CHECK-NEXT: s_waitcnt_depctr depctr_va_vdst(0)
; CHECK-NEXT: v_fma_f32 v17, -v11, v13, 1.0
; CHECK-NEXT: v_fmac_f32_e32 v13, v17, v13
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_dual_mul_f32 v15, 0.5, v6 :: v_dual_mul_f32 v22, v20, v13
; CHECK-NEXT: v_trunc_f32_e32 v15, v15
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_dual_mul_f32 v9, 0.5, v1 :: v_dual_fmac_f32 v6, -2.0, v15
; CHECK-NEXT: v_trunc_f32_e32 v9, v9
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)
; CHECK-NEXT: v_div_scale_f32 v21, null, 0x40400000, 0x40400000, v6
; CHECK-NEXT: v_fmac_f32_e32 v1, -2.0, v9
; CHECK-NEXT: v_fma_f32 v9, -v8, v10, 1.0
; CHECK-NEXT: v_div_scale_f32 v12, s2, v6, 0x40400000, v6
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_2)
; CHECK-NEXT: v_rcp_f32_e32 v24, v21
; CHECK-NEXT: v_fmac_f32_e32 v10, v9, v10
; CHECK-NEXT: v_div_scale_f32 v16, null, 0x40400000, 0x40400000, v1
; CHECK-NEXT: v_div_scale_f32 v23, s1, v1, 0x40400000, v1
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)
; CHECK-NEXT: v_mul_f32_e32 v19, v14, v10
; CHECK-NEXT: v_rcp_f32_e32 v18, v16
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_fma_f32 v15, -v8, v19, v14
; CHECK-NEXT: v_fmac_f32_e32 v19, v15, v10
; CHECK-NEXT: s_waitcnt_depctr depctr_va_vdst(0)
; CHECK-NEXT: v_fma_f32 v15, -v16, v18, 1.0
; CHECK-NEXT: v_mul_f32_e32 v9, 0x3e800000, v3
; CHECK-NEXT: v_fma_f32 v8, -v8, v19, v14
; CHECK-NEXT: v_fma_f32 v14, -v11, v22, v20
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)
; CHECK-NEXT: v_fmac_f32_e32 v18, v15, v18
; CHECK-NEXT: v_trunc_f32_e32 v9, v9
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_4) | instskip(SKIP_1) | instid1(VALU_DEP_3)
; CHECK-NEXT: v_div_fmas_f32 v8, v8, v10, v19
; CHECK-NEXT: s_mov_b32 vcc_lo, s0
; CHECK-NEXT: v_dual_mul_f32 v10, v23, v18 :: v_dual_mul_f32 v17, 0x3e800000, v4
; CHECK-NEXT: v_fmac_f32_e32 v22, v14, v13
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4)
; CHECK-NEXT: v_div_fixup_f32 v8, v8, 0x40400000, v2
; CHECK-NEXT: v_fma_f32 v14, -v21, v24, 1.0
; CHECK-NEXT: v_fma_f32 v15, -v16, v10, v23
; CHECK-NEXT: v_fmac_f32_e32 v3, -4.0, v9
; CHECK-NEXT: v_fma_f32 v11, -v11, v22, v20
; CHECK-NEXT: v_trunc_f32_e32 v8, v8
; CHECK-NEXT: v_fmac_f32_e32 v24, v14, v24
; CHECK-NEXT: v_fmac_f32_e32 v10, v15, v18
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)
; CHECK-NEXT: v_div_fmas_f32 v11, v11, v13, v22
; CHECK-NEXT: v_fmac_f32_e32 v2, 0xc0400000, v8
; CHECK-NEXT: v_trunc_f32_e32 v13, v17
; CHECK-NEXT: s_mov_b32 vcc_lo, s1
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_2) | instid1(VALU_DEP_3)
; CHECK-NEXT: v_div_fixup_f32 v8, v11, 0x40400000, v5
; CHECK-NEXT: v_mul_f32_e32 v11, v12, v24
; CHECK-NEXT: v_fma_f32 v9, -v16, v10, v23
; CHECK-NEXT: v_trunc_f32_e32 v8, v8
; CHECK-NEXT: v_fmac_f32_e32 v4, -4.0, v13
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)
; CHECK-NEXT: v_fma_f32 v13, -v21, v11, v12
; CHECK-NEXT: v_div_fmas_f32 v9, v9, v18, v10
; CHECK-NEXT: v_mul_f32_e32 v10, 0x3e800000, v0
; CHECK-NEXT: v_fmac_f32_e32 v5, 0xc0400000, v8
; CHECK-NEXT: v_trunc_f32_e32 v8, v7
; CHECK-NEXT: v_fmac_f32_e32 v11, v13, v24
; CHECK-NEXT: v_div_fixup_f32 v9, v9, 0x40400000, v1
; CHECK-NEXT: v_mul_f32_e32 v13, 0.5, v2
; CHECK-NEXT: s_mov_b32 vcc_lo, s2
; CHECK-NEXT: v_sub_f32_e32 v7, v7, v8
; CHECK-NEXT: v_trunc_f32_e32 v8, v10
; CHECK-NEXT: v_trunc_f32_e32 v9, v9
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_3)
; CHECK-NEXT: v_dual_fmac_f32 v0, -4.0, v8 :: v_dual_fmac_f32 v1, 0xc0400000, v9
; CHECK-NEXT: v_mul_f32_e32 v8, 0.5, v5
; CHECK-NEXT: v_fma_f32 v10, -v21, v11, v12
; CHECK-NEXT: v_trunc_f32_e32 v12, v13
; CHECK-NEXT: v_trunc_f32_e32 v8, v8
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_4)
; CHECK-NEXT: v_div_fmas_f32 v10, v10, v24, v11
; CHECK-NEXT: v_trunc_f32_e32 v11, v3
; CHECK-NEXT: v_fmac_f32_e32 v2, -2.0, v12
; CHECK-NEXT: v_trunc_f32_e32 v12, v4
; CHECK-NEXT: v_fmac_f32_e32 v5, -2.0, v8
; CHECK-NEXT: v_div_fixup_f32 v9, v10, 0x40400000, v6
; CHECK-NEXT: v_sub_f32_e32 v3, v3, v11
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_trunc_f32_e32 v9, v9
; CHECK-NEXT: v_fmac_f32_e32 v6, 0xc0400000, v9
; CHECK-NEXT: v_mul_f32_e32 v10, 0x3e800000, v7
; CHECK-NEXT: s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)
; CHECK-NEXT: v_trunc_f32_e32 v10, v10
; CHECK-NEXT: v_dual_sub_f32 v4, v4, v12 :: v_dual_fmac_f32 v7, -4.0, v10
; CHECK-NEXT: s_setpc_b64 s[30:31]
%x = frem reassoc nsz arcp contract afn <8 x float> %input, <float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00, float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00>
%y = freeze <8 x float> %x
%z = frem reassoc nsz arcp contract afn <8 x float> %y, <float 4.000000e+00, float 3.000000e+00, float 2.000000e+00, float 1.000000e+00, float 1.000000e+00, float 2.000000e+00, float 3.000000e+00, float 4.000000e+00>
ret <8 x float> %z
}
Reference in New Issue View Git Blame Copy Permalink