shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Tim Renouf 89d41f3a2b [AMDGPU] Add gfx1033 target 
Differential Revision: https://reviews.llvm.org/D90447

Change-Id: If2650fc7f31bbdd49c76e74a9ca8e3734d769761
2020-11-03 16:27:48 +00:00
..
AArch64
Revert "[CodeGen] [WinException] Only produce handler data at the end of the function if needed"
2020-11-03 13:12:10 +01:00
AMDGPU
[AMDGPU] Add gfx1033 target
2020-11-03 16:27:48 +00:00
ARC
[ARC] Update brcc test.
2020-08-28 17:07:25 -07:00
ARM
[ARM][MachineOutliner] Do not overestimate LR liveness in return block
2020-11-02 16:47:22 +00:00
AVR
[AVR] Improve inline rotate/shift expansions
2020-10-31 23:15:49 +01:00
BPF
[BPF] Make BPFAbstractMemberAccessPass required
2020-10-09 11:26:37 -07:00
Generic
[Annotation] Allows annotation to carry some additional constant arguments.
2020-10-26 10:50:05 +01:00
Hexagon
[Hexagon] Handle additional shuffles that can be made perfect
2020-10-29 19:09:00 -05:00
Inputs
…
Lanai
…
Mips
[DAG][ARM][MIPS][RISCV] Improve funnel shift promotion to use 'double shift' patterns
2020-10-12 14:11:02 +01:00
MIR
[MIR] Fix out of bounds access in MIRPrinter.
2020-10-29 14:35:06 +03:00
MSP430
…
NVPTX
[TargetLowering] Add i1 condition for bit comparison fold
2020-10-27 12:22:20 +00:00
PowerPC
[DAG] computeKnownBits - Move (most) ISD::SHL handling into KnownBits::shl
2020-11-03 14:22:28 +00:00
RISCV
[RISCV] Only return DestSourcePair from isCopyInstrImpl for registers
2020-11-03 03:55:47 +00:00
SPARC
[Sparc] Remove cast that truncates immediate operands to 32 bits.
2020-10-02 20:14:55 -04:00
SystemZ
[SystemZ] Define MaxInstLength to have the value of 6.
2020-10-24 09:19:34 +02:00
Thumb
…
Thumb2
[ARM] Treat memcpy/memset/memmove as call instructions for low overhead loops
2020-11-03 11:53:09 +00:00
VE
[VE][NFC] move scalar tests to Scalar/
2020-10-30 16:44:32 +01:00
WebAssembly
[WebAssembly] Prototype i64x2.bitmask
2020-10-30 17:23:30 -07:00
WinCFGuard
Reland [CFGuard] Add address-taken IAT tables and delay-load support
2020-10-13 13:20:52 -07:00
WinEH
…
X86
[DAG] computeKnownBits - Move (most) ISD::SHL handling into KnownBits::shl
2020-11-03 14:22:28 +00:00
XCore
…