Luke Lau 5ed0b21580 [RISCV] Add FileCheck prefixes for test where RV32/RV64 output differs. NFC

2023-11-06 19:32:07 +08:00

..

AArch64

[AArch64] Preserve undef on registers when expanding CALL_RVMARKER. (#71177)

2023-11-06 10:37:39 +00:00

AMDGPU

[AMDGPU] ISel for @llvm.amdgcn.cs.chain intrinsic (#68186)

2023-11-06 12:30:07 +01:00

ARC

…

ARM

[IR] Remove zext and sext constant expressions (#71040)

2023-11-03 10:46:07 +01:00

AVR

Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"

2023-10-09 12:31:32 +01:00

BPF

[BPF] Skip modifiers for __builtin_btf_type_id() local type (#71094)

2023-11-03 12:52:16 -07:00

CSKY

[CSKY,test] Update switch.ll

2023-10-31 15:47:05 -07:00

DirectX

[DirectX] Update test after opt learned to infer datalayout (#70726)

2023-10-30 14:04:15 -07:00

Generic

[VP] Check if VP ops with functional intrinsics are speculatable (#69504)

2023-10-26 13:46:32 +01:00

Hexagon

[IR] Remove zext and sext constant expressions (#71040)

2023-11-03 10:46:07 +01:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Improve codegen for atomic cmpxchg ops (#69339)

2023-10-19 09:21:51 +08:00

M68k

[GlobalISel][M68k] Update test after 373c343

2023-11-02 03:32:47 +01:00

Mips

[Mips] In LowerShift*Parts, xor with bits-1 instead of -1. (#71149)

2023-11-03 10:08:00 -07:00

MIR

[CodeGen][MIR] Support parsing of scalable vectors in MIR (#70893)

2023-11-02 21:49:18 -04:00

MLRegAlloc

[mlgo][regalloc] Fix tests post 9a091de7

2023-10-27 14:03:25 -07:00

MSP430

Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"

2023-10-09 12:31:32 +01:00

NVPTX

[NVPTX] Add a test to verify the .version with sm_90(a)

2023-10-24 18:01:48 +02:00

PowerPC

[IR] Remove zext and sext constant expressions (#71040)

2023-11-03 10:46:07 +01:00

RISCV

[RISCV] Add FileCheck prefixes for test where RV32/RV64 output differs. NFC

2023-11-06 19:32:07 +08:00

SPARC

[Sparc] Remove duplicate ALU and SETHI instructions (NFCI) (#66851)

2023-10-10 20:34:20 +03:00

SPIRV

[SPIR-V] Emit proper pointer type for OpenCL kernel arguments (#67726)

2023-10-18 20:51:53 -07:00

SystemZ

[SystemZ] Enable AtomicExpand pass (#70398)

2023-10-31 09:51:06 +01:00

Thumb

Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"

2023-10-09 12:31:32 +01:00

Thumb2

BlockFrequencyInfoImpl: Avoid big numbers, increase precision for small spreads

2023-10-24 20:27:39 -07:00

VE

BlockFrequencyInfoImpl: Avoid big numbers, increase precision for small spreads

2023-10-24 20:27:39 -07:00

WebAssembly

[IR] Remove zext and sext constant expressions (#71040)

2023-11-03 10:46:07 +01:00

WinCFGuard

…

WinEH

…

X86

[DAG] Don't fold (zext (bitop (load x), cst)) -> (bitop (zextload x), (zext cst)) if the zext is free

2023-11-04 15:32:13 +00:00

XCore

…