shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Ron Lieberman 8a85be807b Revert "AMDGPU: Remove AMDGPUFixFunctionBitcasts pass" 
Offload abort in Nekbone

This reverts commit 2b4876157562bc76e86f193d371348993905bc61.
2021-12-16 21:21:32 +00:00
..
AArch64
Teach the backend to make references to swift_async_extendedFramePointerFlags weak if it emits it
2021-12-15 10:02:06 -08:00
AMDGPU
Revert "AMDGPU: Remove AMDGPUFixFunctionBitcasts pass"
2021-12-16 21:21:32 +00:00
ARC
…
ARM
[ARM] Add AddrModeT2_i8neg addressing mode support for frame lowering.
2021-12-14 12:49:27 +00:00
AVR
[asm] Remove explicit branch for modifier 'l'
2021-11-19 09:19:53 -05:00
BPF
BPF: Workaround InstCombine trunc+icmp => mask+icmp Optimization
2021-11-18 20:25:28 -08:00
CSKY
[CSKY] Complete codegen of basic arithmetic and load/store operations
2021-12-09 11:40:20 +08:00
Generic
[GlobalISel] Allow DBG_VALUE to use undefined vregs before LiveDebugValues.
2021-12-05 15:55:59 -05:00
Hexagon
Reapply [xray] add support for hexagon
2021-12-10 05:32:28 -08:00
Inputs
…
Lanai
…
M68k
…
Mips
[MIPS] Allow i1 values for 'r' constraint in inline-asm
2021-12-14 01:19:34 +03:00
MIR
AMDGPU: Enable fixed function ABI by default
2021-12-04 10:49:18 -05:00
MSP430
…
NVPTX
[NVPTX] Auto-generate tests for sufrace and texture instructions
2021-12-07 15:27:51 +03:00
PowerPC
[PPC] Update test after f5f421e0eefa492.
2021-12-16 11:28:54 +00:00
RISCV
[RISCV] Revert Zfhmin related changes that aren't tested and depend on f16 being a legal type.
2021-12-16 08:55:28 -08:00
SPARC
[SPARC] Zero-extend the operands when doing UMULO on 64-bit integers
2021-11-14 19:59:52 +01:00
SystemZ
[z/OS] Implement prologue and epilogue generation for z/OS target.
2021-12-16 09:04:05 -05:00
Thumb
[clang][ARM] PACBTI-M assembly support
2021-11-30 09:28:18 +00:00
Thumb2
[CodeGen] Improve SelectionDAGBuilder lowering code for get.active.lane.mask intrinsic
2021-12-10 13:39:38 +00:00
VE
[VE] SHL,SRA,SRL v256i32|64 isel and tests
2021-12-15 11:32:18 +01:00
WebAssembly
[WebAssembly] Add simd-vector-trunc.ll test missing from 2a4a229
2021-12-15 09:22:40 -08:00
WinCFGuard
…
WinEH
…
X86
[X86] combineAnd - don't demand operand vector elements if the other operand element is zero
2021-12-16 16:54:27 +00:00
XCore
…