7f4c297e94
`Predicates` and `Features` fields serve the same purpose. They should be kept in sync, but not all predicates are based on features. This resulted in introducing dummy features for that only reason. This patch removes `Features` field and changes TableGen emitters to use `Predicates` instead. Historically, predicates were written with the assumption that the checking code will be used in `SelectionDAGISel` subclasses, meaning they will have access to the subclass variables, such as `Subtarget`. There are no such variables in the generated `GenSubtargetInfo::getHwModeSet()`, so we need to provide them. This can be achieved by subclassing `HwModePredicateProlog`, see an example in `Hexagon.td`.
111 lines
2.4 KiB
TableGen
111 lines
2.4 KiB
TableGen
// RUN: llvm-tblgen -gen-emitter -I %p/../../include %s | FileCheck %s
|
|
|
|
// Verify VarLenCodeEmitterGen using EncodingInfos with different HwModes.
|
|
|
|
include "llvm/Target/Target.td"
|
|
|
|
def ArchInstrInfo : InstrInfo { }
|
|
|
|
def Arch : Target {
|
|
let InstructionSet = ArchInstrInfo;
|
|
}
|
|
|
|
def Reg : Register<"reg">;
|
|
|
|
def RegClass : RegisterClass<"foo", [i64], 0, (add Reg)>;
|
|
|
|
def GR64 : RegisterOperand<RegClass>;
|
|
|
|
def HasA : Predicate<"Subtarget->hasA()">;
|
|
def HasB : Predicate<"Subtarget->hasB()">;
|
|
|
|
def ModeA : HwMode<[HasA]>;
|
|
def ModeB : HwMode<[HasB]>;
|
|
|
|
def fooTypeEncA : InstructionEncoding {
|
|
dag Inst = (descend
|
|
(operand "$src", 4),
|
|
(operand "$dst", 4),
|
|
0b00000001
|
|
);
|
|
}
|
|
|
|
def fooTypeEncB : InstructionEncoding {
|
|
dag Inst = (descend
|
|
(operand "$dst", 4),
|
|
(operand "$src", 4),
|
|
0b00000010
|
|
);
|
|
}
|
|
|
|
def fooTypeEncC : InstructionEncoding {
|
|
dag Inst = (descend
|
|
(operand "$dst", 4),
|
|
(operand "$src", 4),
|
|
0b00000100
|
|
);
|
|
}
|
|
|
|
class VarLenInst : Instruction {
|
|
let AsmString = "foo $src, $dst";
|
|
let OutOperandList = (outs GR64:$dst);
|
|
let InOperandList = (ins GR64:$src);
|
|
}
|
|
|
|
// Defined in both HwModes
|
|
def foo : VarLenInst {
|
|
let EncodingInfos = EncodingByHwMode<
|
|
[ModeA, ModeB],
|
|
[fooTypeEncA, fooTypeEncB]
|
|
>;
|
|
}
|
|
|
|
// Same encoding in any HwMode
|
|
def bar : VarLenInst {
|
|
dag Inst = (descend
|
|
(operand "$dst", 4),
|
|
(operand "$src", 4),
|
|
0b00000011
|
|
);
|
|
}
|
|
|
|
// Only defined in HwMode B.
|
|
def baz : VarLenInst {
|
|
let EncodingInfos = EncodingByHwMode<
|
|
[ModeB],
|
|
[fooTypeEncC]
|
|
>;
|
|
}
|
|
|
|
// CHECK: static const uint64_t InstBits_ModeA[] = {
|
|
// CHECK: UINT64_C(3), // bar
|
|
// CHECK: UINT64_C(1), // foo
|
|
|
|
// CHECK: static const uint64_t InstBits_ModeB[] = {
|
|
// CHECK: UINT64_C(3), // bar
|
|
// CHECK: UINT64_C(4), // baz
|
|
// CHECK: UINT64_C(2), // foo
|
|
|
|
// CHECK: auto getInstBits_ModeA =
|
|
// CHECK: Idx = Index_ModeA
|
|
|
|
// CHECK: auto getInstBits_ModeB =
|
|
// CHECK: Idx = Index_ModeB
|
|
|
|
// CHECK: case ::bar: {
|
|
// CHECK-NOT: switch (Mode) {
|
|
// CHECK: Inst = getInstBits_ModeA
|
|
|
|
// CHECK: case ::foo: {
|
|
// CHECK: switch (Mode) {
|
|
// CHECK: case 1: {
|
|
// CHECK: Inst = getInstBits_ModeA
|
|
// CHECK: case 2: {
|
|
// CHECK: Inst = getInstBits_ModeB
|
|
|
|
// CHECK: case ::baz: {
|
|
// CHECK: case 1: {
|
|
// CHECK: llvm_unreachable("Undefined encoding in this mode");
|
|
// CHECK: case 2: {
|
|
// CHECK: Inst = getInstBits_ModeB
|