Logo
Explore Help
Sign In
shylie/llvm-project
1
0
Fork 0
You've already forked llvm-project
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/MC
History
Zoran Jovanovic 85a53a1ed5 [mips][microMIPSr6] Implement SEB and SEH instructions
Differential Revision: http://reviews.llvm.org/D9739

llvm-svn: 238333
2015-05-27 15:39:47 +00:00
..
AArch64
[AArch64] Clean up the ELF streamer a bit.
2015-05-23 16:39:10 +00:00
ARM
[AArch64] Clean up the ELF streamer a bit.
2015-05-23 16:39:10 +00:00
AsmParser
Relax these tests a bit.
2015-05-22 21:37:13 +00:00
COFF
Don't omit the constant when computing a cross-section relative relocation.
2015-05-14 01:10:41 +00:00
Disassembler
[mips][microMIPSr6] Implement SEB and SEH instructions
2015-05-27 15:39:47 +00:00
ELF
Produce a single string table in a ELF .o
2015-05-22 23:58:30 +00:00
Hexagon
Expand MUX instructions early on Hexagon
2015-03-31 13:35:12 +00:00
MachO
AArch64: work around ld64 bug more aggressively.
2015-05-18 22:07:20 +00:00
Markup
…
Mips
[mips][microMIPSr6] Implement SEB and SEH instructions
2015-05-27 15:39:47 +00:00
PowerPC
This patch adds support for the vector quadword add/sub instructions introduced
2015-05-25 15:49:26 +00:00
R600
R600/SI: Add assembler support for all CI and VI VOP2 instructions
2015-05-26 15:55:52 +00:00
Sparc
Sparc: support the "set" synthetic instruction.
2015-05-18 16:43:33 +00:00
SystemZ
[SystemZ] Add z13 vector facility and MC support
2015-05-05 19:23:40 +00:00
X86
AVX-512: Implemented all forms of sign-extend and zero-extend instructions for KNL and SKX
2015-05-27 08:15:19 +00:00
Powered by Gitea Version: 1.23.1 Page: 1097ms Template: 8ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API