The llvm.readcyclecounter intrinsic can be implemented via the `rdhwr $3, $hwr_cc` instruction. $hwr_cc: High-resolution cycle counter. This register provides read access to the coprocessor 0 Count Register. Fix #106318.
AMDGPUPrintfRuntimeBindingPass
WaveActiveMax