Elena Demikhovsky
9e5089a938
Masked Vector Load and Store Intrinsics.
...
Introduced new target-independent intrinsics in order to support masked vector loads and stores. The loop vectorizer optimizes loops containing conditional memory accesses by generating these intrinsics for existing targets AVX2 and AVX-512. The vectorizer asks the target about availability of masked vector loads and stores.
Added SDNodes for masked operations and lowering patterns for X86 code generator.
Examples:
<16 x i32> @llvm.masked.load.v16i32(i8* %addr, <16 x i32> %passthru, i32 4 /* align */, <16 x i1> %mask)
declare void @llvm.masked.store.v8f64(i8* %addr, <8 x double> %value, i32 4, <8 x i1> %mask)
Scalarizer for other targets (not AVX2/AVX-512) will be done in a separate patch.
http://reviews.llvm.org/D6191
llvm-svn: 222632
2014-11-23 08:07:43 +00:00
..
2014-11-11 07:39:27 +00:00
2014-06-09 22:42:55 +00:00
2014-06-09 22:42:55 +00:00
2014-11-23 08:07:43 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-10-03 20:01:09 +00:00
2014-10-03 20:01:09 +00:00
2014-09-10 17:58:16 +00:00
2014-10-03 20:01:09 +00:00
2014-10-03 20:01:09 +00:00
2014-09-01 10:00:17 +00:00
2014-09-10 17:58:16 +00:00
2014-09-01 18:44:57 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2013-06-27 20:31:06 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-10-31 22:28:03 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2013-10-02 20:29:00 +00:00
2014-10-21 23:00:20 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-07-21 23:11:03 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-10-03 20:01:09 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-10-03 20:01:09 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2013-04-18 14:29:13 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-11-07 00:31:14 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00
2014-09-10 17:58:16 +00:00