7efabe5c7d
This adds infrastructure to print and parse MIR MachineOperand comments. The motivation for the ARM backend is to print condition code names instead of magic constants that are difficult to read (for human beings). For example, instead of this: dead renamable $r2, $cpsr = tEOR killed renamable $r2, renamable $r1, 14, $noreg t2Bcc %bb.4, 0, killed $cpsr we now print this: dead renamable $r2, $cpsr = tEOR killed renamable $r2, renamable $r1, 14 /* CC::always */, $noreg t2Bcc %bb.4, 0 /* CC:eq */, killed $cpsr This shows that MachineOperand comments are enclosed between /* and */. In this example, the EOR instruction is not conditionally executed (i.e. it is "always executed"), which is encoded by the 14 immediate machine operand. Thus, now this machine operand has /* CC::always */ as a comment. The 0 on the next conditional branch instruction represents the equal condition code, thus now this operand has /* CC:eq */ as a comment. As it is a comment, the MI lexer/parser completely ignores it. The benefit is that this keeps the change in the lexer extremely minimal and no target specific parsing needs to be done. The changes on the MIPrinter side are also minimal, as there is only one target hooks that is used to create the machine operand comments. Differential Revision: https://reviews.llvm.org/D74306
872 lines
21 KiB
YAML
872 lines
21 KiB
YAML
# RUN: llc -O0 -mtriple arm-- -mattr=+vfp4,-neonfp -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
|
|
# RUN: llc -O0 -mtriple thumb-- -mattr=+v6t2,+vfp4,-neonfp -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
|
|
--- |
|
|
define void @test_trunc_s64() { ret void }
|
|
|
|
define void @test_fadd_s32() { ret void }
|
|
define void @test_fadd_s64() { ret void }
|
|
|
|
define void @test_fsub_s32() { ret void }
|
|
define void @test_fsub_s64() { ret void }
|
|
|
|
define void @test_fmul_s32() { ret void }
|
|
define void @test_fmul_s64() { ret void }
|
|
|
|
define void @test_fdiv_s32() { ret void }
|
|
define void @test_fdiv_s64() { ret void }
|
|
|
|
define void @test_fneg_s32() { ret void }
|
|
define void @test_fneg_s64() { ret void }
|
|
|
|
define void @test_fma_s32() { ret void }
|
|
define void @test_fma_s64() { ret void }
|
|
|
|
define void @test_fpext_s32_to_s64() { ret void }
|
|
define void @test_fptrunc_s64_to_s32() {ret void }
|
|
|
|
define void @test_fptosi_s32() { ret void }
|
|
define void @test_fptosi_s64() { ret void }
|
|
define void @test_fptoui_s32() { ret void }
|
|
define void @test_fptoui_s64() { ret void }
|
|
|
|
define void @test_sitofp_s32() { ret void }
|
|
define void @test_sitofp_s64() { ret void }
|
|
define void @test_uitofp_s32() { ret void }
|
|
define void @test_uitofp_s64() { ret void }
|
|
|
|
define void @test_load_f32() { ret void }
|
|
define void @test_load_f64() { ret void }
|
|
|
|
define void @test_stores() { ret void }
|
|
|
|
define void @test_phi_s64() { ret void }
|
|
|
|
define void @test_soft_fp_double() { ret void }
|
|
|
|
...
|
|
---
|
|
name: test_trunc_s64
|
|
# CHECK-LABEL: name: test_trunc_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: gprb }
|
|
- { id: 2, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0, $d0
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREG:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%2(p0) = COPY $r0
|
|
; CHECK: [[PTR:%[0-9]+]]:gpr = COPY $r0
|
|
|
|
%1(s32) = G_TRUNC %0(s64)
|
|
; CHECK: [[VREGTRUNC:%[0-9]+]]:gpr, [[UNINTERESTING:%[0-9]+]]:gpr = VMOVRRD [[VREG]]
|
|
|
|
G_STORE %1(s32), %2 :: (store 4)
|
|
; CHECK: STRi12 [[VREGTRUNC]], [[PTR]], 0, 14 /* CC::al */, $noreg
|
|
|
|
BX_RET 14, $noreg
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg
|
|
...
|
|
---
|
|
name: test_fadd_s32
|
|
# CHECK-LABEL: name: test_fadd_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0, $s1
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = COPY $s1
|
|
; CHECK: [[VREGY:%[0-9]+]]:spr = COPY $s1
|
|
|
|
%2(s32) = G_FADD %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:spr = VADDS [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %2(s32)
|
|
; CHECK: $s0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_fadd_s64
|
|
# CHECK-LABEL: name: test_fadd_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $d1
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s64) = COPY $d1
|
|
; CHECK: [[VREGY:%[0-9]+]]:dpr = COPY $d1
|
|
|
|
%2(s64) = G_FADD %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:dpr = VADDD [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %2(s64)
|
|
; CHECK: $d0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_fsub_s32
|
|
# CHECK-LABEL: name: test_fsub_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0, $s1
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = COPY $s1
|
|
; CHECK: [[VREGY:%[0-9]+]]:spr = COPY $s1
|
|
|
|
%2(s32) = G_FSUB %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:spr = VSUBS [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %2(s32)
|
|
; CHECK: $s0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_fsub_s64
|
|
# CHECK-LABEL: name: test_fsub_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $d1
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s64) = COPY $d1
|
|
; CHECK: [[VREGY:%[0-9]+]]:dpr = COPY $d1
|
|
|
|
%2(s64) = G_FSUB %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:dpr = VSUBD [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %2(s64)
|
|
; CHECK: $d0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_fmul_s32
|
|
# CHECK-LABEL: name: test_fmul_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0, $s1
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = COPY $s1
|
|
; CHECK: [[VREGY:%[0-9]+]]:spr = COPY $s1
|
|
|
|
%2(s32) = G_FMUL %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:spr = VMULS [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %2(s32)
|
|
; CHECK: $s0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_fmul_s64
|
|
# CHECK-LABEL: name: test_fmul_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $d1
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s64) = COPY $d1
|
|
; CHECK: [[VREGY:%[0-9]+]]:dpr = COPY $d1
|
|
|
|
%2(s64) = G_FMUL %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:dpr = VMULD [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %2(s64)
|
|
; CHECK: $d0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_fdiv_s32
|
|
# CHECK-LABEL: name: test_fdiv_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0, $s1
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = COPY $s1
|
|
; CHECK: [[VREGY:%[0-9]+]]:spr = COPY $s1
|
|
|
|
%2(s32) = G_FDIV %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:spr = VDIVS [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %2(s32)
|
|
; CHECK: $s0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_fdiv_s64
|
|
# CHECK-LABEL: name: test_fdiv_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $d1
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s64) = COPY $d1
|
|
; CHECK: [[VREGY:%[0-9]+]]:dpr = COPY $d1
|
|
|
|
%2(s64) = G_FDIV %0, %1
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:dpr = VDIVD [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %2(s64)
|
|
; CHECK: $d0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_fneg_s32
|
|
# CHECK-LABEL: name: test_fneg_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = G_FNEG %0
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:spr = VNEGS [[VREGX]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %1(s32)
|
|
; CHECK: $s0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_fneg_s64
|
|
# CHECK-LABEL: name: test_fneg_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s64) = G_FNEG %0
|
|
; CHECK: [[VREGSUM:%[0-9]+]]:dpr = VNEGD [[VREGX]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %1(s64)
|
|
; CHECK: $d0 = COPY [[VREGSUM]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_fma_s32
|
|
# CHECK-LABEL: name: test_fma_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
- { id: 3, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0, $s1, $s2
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = COPY $s1
|
|
; CHECK: [[VREGY:%[0-9]+]]:spr = COPY $s1
|
|
|
|
%2(s32) = COPY $s2
|
|
; CHECK: [[VREGZ:%[0-9]+]]:spr = COPY $s2
|
|
|
|
%3(s32) = G_FMA %0, %1, %2
|
|
; CHECK: [[VREGR:%[0-9]+]]:spr = VFMAS [[VREGZ]], [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %3(s32)
|
|
; CHECK: $s0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_fma_s64
|
|
# CHECK-LABEL: name: test_fma_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
- { id: 3, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0, $d1, $d2
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s64) = COPY $d1
|
|
; CHECK: [[VREGY:%[0-9]+]]:dpr = COPY $d1
|
|
|
|
%2(s64) = COPY $d2
|
|
; CHECK: [[VREGZ:%[0-9]+]]:dpr = COPY $d2
|
|
|
|
%3(s64) = G_FMA %0, %1, %2
|
|
; CHECK: [[VREGR:%[0-9]+]]:dpr = VFMAD [[VREGZ]], [[VREGX]], [[VREGY]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %3(s64)
|
|
; CHECK: $d0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_fpext_s32_to_s64
|
|
# CHECK-LABEL: name: test_fpext_s32_to_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s64) = G_FPEXT %0(s32)
|
|
; CHECK: [[VREGR:%[0-9]+]]:dpr = VCVTDS [[VREGX]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %1(s64)
|
|
; CHECK: $d0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_fptrunc_s64_to_s32
|
|
# CHECK-LABEL: name: test_fptrunc_s64_to_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s32) = G_FPTRUNC %0(s64)
|
|
; CHECK: [[VREGR:%[0-9]+]]:spr = VCVTSD [[VREGX]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %1(s32)
|
|
; CHECK: $s0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_fptosi_s32
|
|
# CHECK-LABEL: name: test_fptosi_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = G_FPTOSI %0(s32)
|
|
; CHECK: [[VREGI:%[0-9]+]]:spr = VTOSIZS [[VREGX]], 14 /* CC::al */, $noreg
|
|
; CHECK: [[VREGR:%[0-9]+]]:gpr = COPY [[VREGI]]
|
|
|
|
$r0 = COPY %1(s32)
|
|
; CHECK: $r0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $r0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $r0
|
|
...
|
|
---
|
|
name: test_fptosi_s64
|
|
# CHECK-LABEL: name: test_fptosi_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s32) = G_FPTOSI %0(s64)
|
|
; CHECK: [[VREGI:%[0-9]+]]:spr = VTOSIZD [[VREGX]], 14 /* CC::al */, $noreg
|
|
; CHECK: [[VREGR:%[0-9]+]]:gpr = COPY [[VREGI]]
|
|
|
|
$r0 = COPY %1(s32)
|
|
; CHECK: $r0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $r0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $r0
|
|
...
|
|
---
|
|
name: test_fptoui_s32
|
|
# CHECK-LABEL: name: test_fptoui_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $s0
|
|
|
|
%0(s32) = COPY $s0
|
|
; CHECK: [[VREGX:%[0-9]+]]:spr = COPY $s0
|
|
|
|
%1(s32) = G_FPTOUI %0(s32)
|
|
; CHECK: [[VREGI:%[0-9]+]]:spr = VTOUIZS [[VREGX]], 14 /* CC::al */, $noreg
|
|
; CHECK: [[VREGR:%[0-9]+]]:gpr = COPY [[VREGI]]
|
|
|
|
$r0 = COPY %1(s32)
|
|
; CHECK: $r0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $r0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $r0
|
|
...
|
|
---
|
|
name: test_fptoui_s64
|
|
# CHECK-LABEL: name: test_fptoui_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: fprb }
|
|
- { id: 1, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $d0
|
|
|
|
%0(s64) = COPY $d0
|
|
; CHECK: [[VREGX:%[0-9]+]]:dpr = COPY $d0
|
|
|
|
%1(s32) = G_FPTOUI %0(s64)
|
|
; CHECK: [[VREGI:%[0-9]+]]:spr = VTOUIZD [[VREGX]], 14 /* CC::al */, $noreg
|
|
; CHECK: [[VREGR:%[0-9]+]]:gpr = COPY [[VREGI]]
|
|
|
|
$r0 = COPY %1(s32)
|
|
; CHECK: $r0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $r0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $r0
|
|
...
|
|
---
|
|
name: test_sitofp_s32
|
|
# CHECK-LABEL: name: test_sitofp_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(s32) = COPY $r0
|
|
; CHECK: [[VREGX:%[0-9]+]]:gpr = COPY $r0
|
|
|
|
%1(s32) = G_SITOFP %0(s32)
|
|
; CHECK: [[VREGF:%[0-9]+]]:spr = COPY [[VREGX]]
|
|
; CHECK: [[VREGR:%[0-9]+]]:spr = VSITOS [[VREGF]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %1(s32)
|
|
; CHECK: $s0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_sitofp_s64
|
|
# CHECK-LABEL: name: test_sitofp_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(s32) = COPY $r0
|
|
; CHECK: [[VREGX:%[0-9]+]]:gpr = COPY $r0
|
|
|
|
%1(s64) = G_SITOFP %0(s32)
|
|
; CHECK: [[VREGF:%[0-9]+]]:spr = COPY [[VREGX]]
|
|
; CHECK: [[VREGR:%[0-9]+]]:dpr = VSITOD [[VREGF]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %1(s64)
|
|
; CHECK: $d0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_uitofp_s32
|
|
# CHECK-LABEL: name: test_uitofp_s32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(s32) = COPY $r0
|
|
; CHECK: [[VREGX:%[0-9]+]]:gpr = COPY $r0
|
|
|
|
%1(s32) = G_UITOFP %0(s32)
|
|
; CHECK: [[VREGF:%[0-9]+]]:spr = COPY [[VREGX]]
|
|
; CHECK: [[VREGR:%[0-9]+]]:spr = VUITOS [[VREGF]], 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %1(s32)
|
|
; CHECK: $s0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_uitofp_s64
|
|
# CHECK-LABEL: name: test_uitofp_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(s32) = COPY $r0
|
|
; CHECK: [[VREGX:%[0-9]+]]:gpr = COPY $r0
|
|
|
|
%1(s64) = G_UITOFP %0(s32)
|
|
; CHECK: [[VREGF:%[0-9]+]]:spr = COPY [[VREGX]]
|
|
; CHECK: [[VREGR:%[0-9]+]]:dpr = VUITOD [[VREGF]], 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %1(s64)
|
|
; CHECK: $d0 = COPY [[VREGR]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_load_f32
|
|
# CHECK-LABEL: name: test_load_f32
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(p0) = COPY $r0
|
|
; CHECK: %[[P:[0-9]+]]:gpr = COPY $r0
|
|
|
|
%1(s32) = G_LOAD %0(p0) :: (load 4)
|
|
; CHECK: %[[V:[0-9]+]]:spr = VLDRS %[[P]], 0, 14 /* CC::al */, $noreg
|
|
|
|
$s0 = COPY %1
|
|
; CHECK: $s0 = COPY %[[V]]
|
|
|
|
BX_RET 14, $noreg, implicit $s0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $s0
|
|
...
|
|
---
|
|
name: test_load_f64
|
|
# CHECK-LABEL: name: test_load_f64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0
|
|
|
|
%0(p0) = COPY $r0
|
|
; CHECK: %[[P:[0-9]+]]:gpr = COPY $r0
|
|
|
|
%1(s64) = G_LOAD %0(p0) :: (load 8)
|
|
; CHECK: %[[V:[0-9]+]]:dpr = VLDRD %[[P]], 0, 14 /* CC::al */, $noreg
|
|
|
|
$d0 = COPY %1
|
|
; CHECK: $d0 = COPY %[[V]]
|
|
|
|
BX_RET 14, $noreg, implicit $d0
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_stores
|
|
# CHECK-LABEL: name: test_stores
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: fprb }
|
|
- { id: 2, class: fprb }
|
|
# CHECK: id: [[P:[0-9]+]], class: gpr
|
|
# CHECK: id: [[F32:[0-9]+]], class: spr
|
|
# CHECK: id: [[F64:[0-9]+]], class: dpr
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0, $s0, $d0
|
|
|
|
%0(p0) = COPY $r0
|
|
%1(s32) = COPY $s0
|
|
%2(s64) = COPY $d2
|
|
|
|
G_STORE %1(s32), %0(p0) :: (store 4)
|
|
; CHECK: VSTRS %[[F32]], %[[P]], 0, 14 /* CC::al */, $noreg
|
|
|
|
G_STORE %2(s64), %0(p0) :: (store 8)
|
|
; CHECK: VSTRD %[[F64]], %[[P]], 0, 14 /* CC::al */, $noreg
|
|
|
|
BX_RET 14, $noreg
|
|
...
|
|
---
|
|
name: test_phi_s64
|
|
# CHECK-LABEL: name: test_phi_s64
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: gprb }
|
|
- { id: 2, class: fprb }
|
|
- { id: 3, class: fprb }
|
|
- { id: 4, class: fprb }
|
|
body: |
|
|
bb.0:
|
|
; CHECK: [[BB1:bb.0]]:
|
|
successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
liveins: $r0, $d0, $d1
|
|
|
|
%0(s32) = COPY $r0
|
|
%1(s1) = G_TRUNC %0(s32)
|
|
|
|
%2(s64) = COPY $d0
|
|
%3(s64) = COPY $d1
|
|
; CHECK: [[V1:%[0-9]+]]:dpr = COPY $d0
|
|
; CHECK: [[V2:%[0-9]+]]:dpr = COPY $d1
|
|
|
|
G_BRCOND %1(s1), %bb.1
|
|
G_BR %bb.2
|
|
|
|
bb.1:
|
|
; CHECK: [[BB2:bb.1]]:
|
|
successors: %bb.2(0x80000000)
|
|
|
|
G_BR %bb.2
|
|
; CHECK: B %bb.2
|
|
|
|
bb.2:
|
|
; CHECK: bb.2
|
|
%4(s64) = G_PHI %2(s64), %bb.0, %3(s64), %bb.1
|
|
; CHECK: {{%[0-9]+}}:dpr = PHI [[V1]], %[[BB1]], [[V2]], %[[BB2]]
|
|
|
|
$d0 = COPY %4(s64)
|
|
BX_RET 14 /* CC::al */, $noreg, implicit $d0
|
|
...
|
|
---
|
|
name: test_soft_fp_double
|
|
# CHECK-LABEL: name: test_soft_fp_double
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
# CHECK: selected: true
|
|
registers:
|
|
- { id: 0, class: gprb }
|
|
- { id: 1, class: gprb }
|
|
- { id: 2, class: fprb }
|
|
- { id: 3, class: gprb }
|
|
- { id: 4, class: gprb }
|
|
body: |
|
|
bb.0:
|
|
liveins: $r0, $r1, $r2, $r3
|
|
|
|
%0(s32) = COPY $r2
|
|
; CHECK: [[IN1:%[0-9]+]]:gpr = COPY $r2
|
|
|
|
%1(s32) = COPY $r3
|
|
; CHECK: [[IN2:%[0-9]+]]:gpr = COPY $r3
|
|
|
|
%2(s64) = G_MERGE_VALUES %0(s32), %1(s32)
|
|
; CHECK: %[[DREG:[0-9]+]]:dpr = VMOVDRR [[IN1]], [[IN2]]
|
|
|
|
%3(s32), %4(s32) = G_UNMERGE_VALUES %2(s64)
|
|
; CHECK: [[OUT1:%[0-9]+]]:gpr, [[OUT2:%[0-9]+]]:gpr = VMOVRRD %[[DREG]]
|
|
|
|
$r0 = COPY %3
|
|
; CHECK: $r0 = COPY [[OUT1]]
|
|
|
|
$r1 = COPY %4
|
|
; CHECK: $r1 = COPY [[OUT2]]
|
|
|
|
BX_RET 14, $noreg, implicit $r0, implicit $r1
|
|
; CHECK: BX_RET 14 /* CC::al */, $noreg, implicit $r0, implicit $r1
|
|
...
|