shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Victor Huang ae27ca9a67 [PowerPC] PPC backend optimization on conditional trap intrustions 
This patch adds PPC back end optimization to analyze the arguments of a
conditional trap instruction to execute one of the following:
1. Delete it if never trap
2. Replace it if always trap
3. Otherwise keep it

Reviewed By: nemanjai, amyk, PowerPC

Differential revision: https://reviews.llvm.org/D111434
2021-11-16 13:11:57 -06:00
..
AArch64
[AArch64] Fix TypeSize->uint64_t implicit conversion in AArch64ISelLowering::hasAndNot
2021-11-16 16:25:16 +00:00
AMDGPU
[amdgpu] Don't crash on empty global ctor/dtor
2021-11-16 14:36:08 +00:00
ARC
…
ARM
[ARM] implement support for TLS register based stack protector
2021-11-09 18:19:47 +01:00
AVR
…
BPF
BPF: change btf_type_tag BTF output format
2021-11-09 11:34:25 -08:00
CSKY
[CSKY] First patch to construct codegen infra and generate first add instruction
2021-11-01 10:06:56 +08:00
Generic
[asm] Correctly handle special names in variants
2021-11-15 15:37:09 -05:00
Hexagon
[LiveIntervals] Update subranges in processTiedPairs
2021-11-11 12:24:59 +00:00
Inputs
…
Lanai
…
M68k
…
Mips
[SelectionDAG] Optimize expansion for rotates/funnel shifts
2021-11-02 11:38:25 +00:00
MIR
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
MSP430
…
NVPTX
[NVPTX] Add imm variants for surface and texture instructions
2021-11-10 19:05:03 +03:00
PowerPC
[PowerPC] PPC backend optimization on conditional trap intrustions
2021-11-16 13:11:57 -06:00
RISCV
[RISCV] Override TargetLowering::hasAndNot for Zbb.
2021-11-15 18:44:07 -08:00
SPARC
[SPARC] Zero-extend the operands when doing UMULO on 64-bit integers
2021-11-14 19:59:52 +01:00
SystemZ
[SystemZ] Improvement of emitMemMemWrapper()
2021-10-26 17:03:01 +02:00
Thumb
[TwoAddressInstructionPass] Update existing physreg live intervals
2021-11-05 21:20:30 +00:00
Thumb2
[ARM] Fix GatherScatter AddLikeOr condition
2021-11-15 09:44:41 +00:00
VE
[VE][NFC] correct bitmasking in popcnt expansion test
2021-10-25 13:55:58 +02:00
WebAssembly
[WebAssembly] Add prototype relaxed float to int trunc instructions
2021-10-28 14:01:53 -07:00
WinCFGuard
…
WinEH
…
X86
[X86] Fix crash with inline asm using wrong register name
2021-11-16 10:38:12 +08:00
XCore
…