llvm-project

History

[RISCV] Support vectorizing FMINIMUMNUM and FMAXIMUMNUM (#135727 )

RISC-V V extension support vfmax and vfmin, which follow IEEE754-2019.
We can use them directly.

2025-04-27 19:10:02 +08:00

check-node-without-vector-user.ll

[SLP]Check if vector user exist before accessing it

2025-02-13 09:44:34 -08:00

combined-loads-stored.ll

…

complex-loads.ll

[SLP]Improve reordering of the alternate nodes

2025-04-24 14:33:10 -04:00

ctpop.ll

…

floating-point.ll

…

fminimumnum.ll

[RISCV] Support vectorizing FMINIMUMNUM and FMAXIMUMNUM (#135727 )

2025-04-27 19:10:02 +08:00

fround.ll

…

gather-node-with-no-users.ll

…

gep.ll

…

getpointerschaincost.ll

…

horizontal-list.ll

[SLP]Improved reduction cost/codegen

2025-02-14 11:03:33 -08:00

init-ext-node-not-truncable.ll

…

interleave-greater-than-slice.ll

…

lit.local.cfg

…

load-binop-store.ll

…

load-store.ll

…

loads-ordering.ll

…

long-gep-chains.ll

[SLP]Fix a crash for very long GEP chains

2025-01-08 06:47:41 -08:00

long-mask-split.ll

…

math-function.ll

[SLP]Fix/improve getSpillCost analysis

2025-03-04 15:47:23 -05:00

minbw-with-and-and-scalar-trunc.ll

…

mixed-extracts-types.ll

…

partial-vec-invalid-cost.ll

[SLP]Unify getNumberOfParts use

2025-01-28 12:16:44 -05:00

phi-const.ll

…

reduced-value-repeated-and-vectorized.ll

…

reduction-extension-after-bitwidth.ll

…

reductions.ll

[RISCV][TTI] Use processShuffleMask for shuffle legalization estimate (#136191 )

2025-04-22 10:50:20 -07:00

remark-zext-incoming-for-neg-icmp.ll

[SLP]Use getExtendedReduction cost and fix reduction cost calculations

2024-11-22 16:12:53 -05:00

remarks_cmp_sel_min_max.ll

[SLP]Represent SLP graph as a tree

2025-02-21 07:15:02 -05:00

remarks-insert-into-small-vector.ll

…

reordered-buildvector-scalars.ll

[SLP]Fix a crash when checking a scalar in a reordered buildvector node

2025-02-21 14:59:43 -08:00

repeated-address-store.ll

…

revec-getGatherCost.ll

[RISCV] Added cost model for fmuladd (#125683 )

2025-02-05 09:33:24 -03:00

revec.ll

[SLP] Sort PHIs by ExtractElements when relevant (#131229 )

2025-03-17 14:19:46 -07:00

reversed-strided-node-with-external-ptr.ll

[SLP] Make getSameOpcode support interchangeable instructions. (#135797 )

2025-04-16 00:08:59 +08:00

rvv-min-vector-size.ll

…

scalable-type-to-vect.ll

…

scatter-vectorize-reversed.ll

…

segmented-loads-simple.ll

[SLP]Prefer segmented/deinterleaved loads to strided and fix codegen

2025-04-22 12:11:01 -04:00

segmented-loads.ll

…

segmented-stores.ll

…

select-profitability.ll

…

shuffled-gather-casted.ll

…

small-phi-tree.ll

[SLP]Represent SLP graph as a tree

2025-02-21 07:15:02 -05:00

small-tree-not-schedulable-bv-node.ll

…

smax-reduction-unsigned-missing-sign.ll

[SLP]Fix type promotion for smax reduction with unsigned reduced operands

2025-04-16 10:14:29 -07:00

smax-unsigned-operand.ll

…

smin-reduction-unsigned-missing-sign.ll

[SLP]Mark smin reduction as signed compare

2025-04-15 07:24:17 -07:00

smin-signed-zextended.ll

…

spillcost.ll

[SLP]Fix/improve getSpillCost analysis

2025-03-04 15:47:23 -05:00

strided-loads-vectorized.ll

…

strided-loads-with-external-indices.ll

…

strided-loads-with-external-use-ptr.ll

…

strided-loads.ll

…

strided-stores-vectorized.ll

…

strided-unsupported-type.ll

…

struct-gep.ll

…

trunc-bv-multi-uses.ll

…

trunc-to-large-than-bw.ll

…

unsigned-icmp-signed-op.ll

…

unsigned-node-trunc-with-signed-users.ll

…

vec3-base.ll

[SLP] Make getSameOpcode support interchangeable instructions. (#135797 )

2025-04-16 00:08:59 +08:00

vec15-base.ll

…