aff45e4b23
Summary: This patch renames functions that takes or returns alignment as log2, this patch will help with the transition to llvm::Align. The renaming makes it explicit that we deal with log(alignment) instead of a power of two alignment. A few renames uncovered dubious assignments: - `MirParser`/`MirPrinter` was expecting powers of two but `MachineFunction` and `MachineBasicBlock` were using deal with log2(align). This patch fixes it and updates the documentation. - `MachineBlockPlacement` exposes two flags (`align-all-blocks` and `align-all-nofallthru-blocks`) supposedly interpreted as power of two alignments, internally these values are interpreted as log2(align). This patch updates the documentation, - `MachineFunctionexposes` exposes `align-all-functions` also interpreted as power of two alignment, internally this value is interpreted as log2(align). This patch updates the documentation, Reviewers: lattner, thegameg, courbet Subscribers: dschuff, arsenm, jyknight, dylanmckay, sdardis, nemanjai, jvesely, nhaehnle, javed.absar, hiraditya, kbarton, fedor.sergeev, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, dexonsmith, PkmX, jocewei, jsji, Jim, s.egerton, llvm-commits, courbet Tags: #llvm Differential Revision: https://reviews.llvm.org/D65945 llvm-svn: 371045
89 lines
3.0 KiB
C++
89 lines
3.0 KiB
C++
//===-- PatchableFunction.cpp - Patchable prologues for LLVM -------------===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements edits function bodies in place to support the
|
|
// "patchable-function" attribute.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/CodeGen/MachineFunction.h"
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/CodeGen/TargetFrameLowering.h"
|
|
#include "llvm/CodeGen/TargetInstrInfo.h"
|
|
#include "llvm/CodeGen/TargetSubtargetInfo.h"
|
|
|
|
using namespace llvm;
|
|
|
|
namespace {
|
|
struct PatchableFunction : public MachineFunctionPass {
|
|
static char ID; // Pass identification, replacement for typeid
|
|
PatchableFunction() : MachineFunctionPass(ID) {
|
|
initializePatchableFunctionPass(*PassRegistry::getPassRegistry());
|
|
}
|
|
|
|
bool runOnMachineFunction(MachineFunction &F) override;
|
|
MachineFunctionProperties getRequiredProperties() const override {
|
|
return MachineFunctionProperties().set(
|
|
MachineFunctionProperties::Property::NoVRegs);
|
|
}
|
|
};
|
|
}
|
|
|
|
/// Returns true if instruction \p MI will not result in actual machine code
|
|
/// instructions.
|
|
static bool doesNotGeneratecode(const MachineInstr &MI) {
|
|
// TODO: Introduce an MCInstrDesc flag for this
|
|
switch (MI.getOpcode()) {
|
|
default: return false;
|
|
case TargetOpcode::IMPLICIT_DEF:
|
|
case TargetOpcode::KILL:
|
|
case TargetOpcode::CFI_INSTRUCTION:
|
|
case TargetOpcode::EH_LABEL:
|
|
case TargetOpcode::GC_LABEL:
|
|
case TargetOpcode::DBG_VALUE:
|
|
case TargetOpcode::DBG_LABEL:
|
|
return true;
|
|
}
|
|
}
|
|
|
|
bool PatchableFunction::runOnMachineFunction(MachineFunction &MF) {
|
|
if (!MF.getFunction().hasFnAttribute("patchable-function"))
|
|
return false;
|
|
|
|
#ifndef NDEBUG
|
|
Attribute PatchAttr = MF.getFunction().getFnAttribute("patchable-function");
|
|
StringRef PatchType = PatchAttr.getValueAsString();
|
|
assert(PatchType == "prologue-short-redirect" && "Only possibility today!");
|
|
#endif
|
|
|
|
auto &FirstMBB = *MF.begin();
|
|
MachineBasicBlock::iterator FirstActualI = FirstMBB.begin();
|
|
for (; doesNotGeneratecode(*FirstActualI); ++FirstActualI)
|
|
assert(FirstActualI != FirstMBB.end());
|
|
|
|
auto *TII = MF.getSubtarget().getInstrInfo();
|
|
auto MIB = BuildMI(FirstMBB, FirstActualI, FirstActualI->getDebugLoc(),
|
|
TII->get(TargetOpcode::PATCHABLE_OP))
|
|
.addImm(2)
|
|
.addImm(FirstActualI->getOpcode());
|
|
|
|
for (auto &MO : FirstActualI->operands())
|
|
MIB.add(MO);
|
|
|
|
FirstActualI->eraseFromParent();
|
|
MF.ensureLogAlignment(4);
|
|
return true;
|
|
}
|
|
|
|
char PatchableFunction::ID = 0;
|
|
char &llvm::PatchableFunctionID = PatchableFunction::ID;
|
|
INITIALIZE_PASS(PatchableFunction, "patchable-function",
|
|
"Implement the 'patchable-function' attribute", false, false)
|