Logo
Explore Help
Sign In
shylie/llvm-project
1
0
Fork 0
You've already forked llvm-project
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/DebugInfo/MIR
History
Jay Foad 5c3c7adf3a [CodeGen] Fix assertion failure in TwoAddressInstructionPass::rescheduleMIBelowKill
This fixes an assertion failure with -early-live-intervals when trying
to update the live intervals for a debug instruction, which don't even
have slot indexes.

Differential Revision: https://reviews.llvm.org/D113116
2021-11-09 09:24:21 +00:00
..
AArch64
[DebugInfo] retainedTypes should not have subprograms
2021-10-15 12:42:25 -04:00
ARM
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
Hexagon
[RemoveRedundantDebugValues] Add a Pass that removes redundant DBG_VALUEs
2021-07-14 04:29:42 -07:00
InstrRef
[X86] Update RET/LRET instruction to use the same naming convention as IRET (PR36876). NFC
2021-11-07 15:06:54 +00:00
Mips
CodeGen: Print/parse LLTs in MachineMemOperands
2021-06-30 16:54:13 -04:00
SystemZ
[SystemZ] Separate LoZ ELF specifics in tablegen.
2021-02-17 16:11:58 -05:00
X86
[CodeGen] Fix assertion failure in TwoAddressInstructionPass::rescheduleMIBelowKill
2021-11-09 09:24:21 +00:00
lit.local.cfg
…
Powered by Gitea Version: 1.23.1 Page: 1040ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API