9c287bca23
The `-target` impacts the CC for the builtins. HF targets (with either floating point ABI) always use AAPCS VFP for the builtins unless they are AEABI builtins, in which case they use AAPCS. Non-HF targets (with either floating point ABI) always use AAPCS for the builtins and AAPCS for the AEABI builtins. This introduces the thunks necessary to switch CC for the floating point operations. This is not currently enabled, and should be dependent on the target being used to build compiler-rt. However, as a stop-gap, a define can be added for ASFLAGS to get the thunks. llvm-svn: 291677
36 lines
1.0 KiB
ArmAsm
36 lines
1.0 KiB
ArmAsm
//===-- fixunsdfsivfp.S - Implement fixunsdfsivfp -------------------------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is dual licensed under the MIT and the University of Illinois Open
|
|
// Source Licenses. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "../assembly.h"
|
|
|
|
//
|
|
// extern unsigned int __fixunsdfsivfp(double a);
|
|
//
|
|
// Converts double precision float to a 32-bit unsigned int rounding towards
|
|
// zero. All negative values become zero.
|
|
// Uses Darwin calling convention where a double precision parameter is
|
|
// passed in GPR register pair.
|
|
//
|
|
.syntax unified
|
|
.p2align 2
|
|
DEFINE_COMPILERRT_FUNCTION(__fixunsdfsivfp)
|
|
#if defined(COMPILER_RT_ARMHF_TARGET)
|
|
vcvt.u32.f64 s0, d0
|
|
vmov r0, s0
|
|
#else
|
|
vmov d7, r0, r1 // load double register from R0/R1
|
|
vcvt.u32.f64 s15, d7 // convert double to 32-bit int into s15
|
|
vmov r0, s15 // move s15 to result register
|
|
#endif
|
|
bx lr
|
|
END_COMPILERRT_FUNCTION(__fixunsdfsivfp)
|
|
|
|
NO_EXEC_STACK_DIRECTIVE
|
|
|