shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Sean Fertile cd8e9e8fcd [PowerPC][AIX][NFC] Fix use of FileCheck variable in lit test.
2020-04-21 10:56:46 -04:00
..
AArch64
[AArch64][NFC] One more intrinsic test.
2020-04-21 15:20:07 +01:00
AMDGPU
Revert "[AMDGPU] Set the CostPerUse value for vgpr registers."
2020-04-20 22:47:31 +02:00
ARC
…
ARM
[ARM][ParallelDSP] Handle squaring multiplies
2020-04-21 08:39:56 +01:00
AVR
[AVR] Do not place functions in .progmem.data
2020-04-20 13:56:38 +02:00
BPF
BPF: fix a CORE optimization bug
2020-04-20 19:54:51 -07:00
Generic
[mir-strip-debug] Optionally preserve debug info that wasn't from debugify/mir-debugify
2020-04-10 15:24:14 -07:00
Hexagon
[Pipeliner] Fix the bug in pragma that disables the pipeliner.
2020-04-10 12:52:16 -05:00
Inputs
…
Lanai
Revert "Revert "Reland "[Support] make report_fatal_error abort instead of exit"""
2020-02-13 10:16:06 -08:00
Mips
[MIR] Add comments to INLINEASM immediate flag MachineOperands
2020-04-16 13:46:14 +02:00
MIR
[X86] Clean up some mir tests with INLINEASM to avoid regdef or to correct the immediate for the regdef.
2020-04-17 21:55:44 -07:00
MSP430
…
NVPTX
[llvm] Fix missing FileCheck directive colons
2020-04-06 09:59:08 -06:00
PowerPC
[PowerPC][AIX][NFC] Fix use of FileCheck variable in lit test.
2020-04-21 10:56:46 -04:00
RISCV
[RISCV][AsmParser] Implement .option (no)pic
2020-04-17 12:08:30 +00:00
SPARC
[Sparc] Fix incorrect operand for matching CMPri pattern
2020-03-02 11:36:32 +08:00
SystemZ
[SystemZ] Bugfix in adjustSubwordCmp()
2020-04-15 12:58:39 +02:00
Thumb
[ARM] unwinding .pad instructions missing in execute-only prologue
2020-04-07 11:51:59 +01:00
Thumb2
[ARM] MVE and scalar postinc mir tests. NFC
2020-04-20 22:00:07 +01:00
VE
[VE] Update integer arithmetic instructions
2020-04-15 09:47:51 +02:00
WebAssembly
[WebAssembly] Add int32 DW_OP_WASM_location variant
2020-04-16 16:32:17 -07:00
WinCFGuard
…
WinEH
…
X86
Handle CET for -exception-model sjlj
2020-04-20 11:13:40 +08:00
XCore
[XCore] Add instruction pattern for bitrev
2020-02-21 09:28:49 +08:00