shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Craig Topper b5fd6b46f5 [RISCV] Teach instruction selection to elide sext.w in some cases. 
If a sext_inreg is up for isel, and all its users are W instructions,
we can skip emitting the sext_inreg. This helpful if the producing
instruction can't become a W instruction.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D108966
2021-09-02 07:54:34 -07:00
..
AArch64
Revert @llvm.isnan intrinsic patchset.
2021-09-02 13:53:56 +03:00
AMDGPU
[AMDGPU] Add merging into S_BUFFER_LOAD_DWORDX8_IMM
2021-09-02 16:26:25 +02:00
ARC
[ARC] Add codegen for the readcyclecounter intrinsic along with disassembly for associated instructions
2021-08-24 11:53:20 -07:00
ARM
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
AVR
[AVR] emit 'MCSA_Global' references to '__do_global_ctors' and '__do_global_dtors'
2021-08-05 10:37:36 +08:00
BPF
[BPF] support btf_tag attribute in .BTF section
2021-08-28 21:02:27 -07:00
Generic
Moved the test to X86 as it's x86 specific.
2021-08-31 14:48:29 -04:00
Hexagon
[Hexagon] Fix resetting dead registers in DBG_VALUE_LISTs
2021-07-27 18:36:28 -05:00
Inputs
…
Lanai
[Lanai] fix lowering wide returns
2021-08-05 21:08:09 -07:00
M68k
[M68k][test] Migrate MC tests related to MOVEM instruciton
2021-08-24 13:09:53 -07:00
Mips
[MipsISelLowering] avoid emitting libcalls to __mulodi4()
2021-08-27 15:15:36 -07:00
MIR
The maximal representable alignment in LLVM IR is 1GiB, not 512MiB
2021-08-26 12:53:39 +03:00
MSP430
…
NVPTX
[NVPTX] Add NVPTX intrinsics for CUDA PTX 6.5 ldmatrix instructions
2021-08-06 16:13:35 -07:00
PowerPC
Revert @llvm.isnan intrinsic patchset.
2021-09-02 13:53:56 +03:00
RISCV
[RISCV] Teach instruction selection to elide sext.w in some cases.
2021-09-02 07:54:34 -07:00
SPARC
…
SystemZ
SystemZ: Tidy up a mir test
2021-08-10 13:56:54 -04:00
Thumb
Allow rematerialization of virtual reg uses
2021-08-24 11:09:02 -07:00
Thumb2
[ARM] Add a tail-predication loop predicate register
2021-09-02 13:42:58 +01:00
VE
…
WebAssembly
[WebAssembly] Support opaque pointers in FixFunctionBitcasts
2021-09-01 22:17:24 +02:00
WinCFGuard
…
WinEH
Fix SEH table addresses for Windows
2021-08-20 22:32:12 +03:00
X86
Revert @llvm.isnan intrinsic patchset.
2021-09-02 13:53:56 +03:00
XCore
…