5df2af8b0e
SIRemoveShortExecBranches is an optimisation so fits well in the context of SIPreEmitPeephole. Test changes relate to early termination from kills which have now been lowered prior to considering branches for removal. As these use s_cbranch the execz skips are now retained instead. Currently either behaviour is valid as kill with EXEC=0 is a nop; however, if early termination is used differently in future then the new behaviour is the correct one. Reviewed By: foad Differential Revision: https://reviews.llvm.org/D98917
165 lines
4.2 KiB
YAML
165 lines
4.2 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -march=amdgcn -mcpu=gfx1010 -run-pass=si-pre-emit-peephole -amdgpu-skip-threshold=10 -verify-machineinstrs %s -o - | FileCheck %s
|
|
# Make sure mandatory skips are not removed around mode defs.
|
|
# FIXME: -amdgpu-skip-threshold seems to be backwards.
|
|
|
|
---
|
|
|
|
name: need_skip_setreg_imm32_b32
|
|
body: |
|
|
; CHECK-LABEL: name: need_skip_setreg_imm32_b32
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK: S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: $vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
; CHECK: S_SETREG_IMM32_B32 3, 2177, implicit-def $mode, implicit $mode
|
|
; CHECK: bb.2:
|
|
; CHECK: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.2
|
|
S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2
|
|
$vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
S_SETREG_IMM32_B32 3, 2177, implicit-def $mode, implicit $mode
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
---
|
|
|
|
name: need_skip_setreg_b32
|
|
body: |
|
|
; CHECK-LABEL: name: need_skip_setreg_b32
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK: S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: $vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
; CHECK: S_SETREG_B32 $sgpr0, 3, implicit-def $mode, implicit $mode
|
|
; CHECK: bb.2:
|
|
; CHECK: S_ENDPGM 0
|
|
bb.0:
|
|
liveins: $sgpr0
|
|
successors: %bb.1, %bb.2
|
|
S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
|
|
bb.1:
|
|
liveins: $sgpr0
|
|
$vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
S_SETREG_B32 $sgpr0, 3, implicit-def $mode, implicit $mode
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
---
|
|
|
|
name: need_skip_denorm_mode
|
|
body: |
|
|
; CHECK-LABEL: name: need_skip_denorm_mode
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK: S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: $vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
; CHECK: S_DENORM_MODE 3, implicit-def $mode, implicit $mode
|
|
; CHECK: bb.2:
|
|
; CHECK: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.2
|
|
S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
|
|
bb.1:
|
|
$vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
S_DENORM_MODE 3, implicit-def $mode, implicit $mode
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
---
|
|
|
|
name: need_skip_round_mode
|
|
body: |
|
|
; CHECK-LABEL: name: need_skip_round_mode
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK: S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: $vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
; CHECK: S_ROUND_MODE 3, implicit-def $mode, implicit $mode
|
|
; CHECK: bb.2:
|
|
; CHECK: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.2
|
|
S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
|
|
bb.1:
|
|
$vgpr0 = V_MOV_B32_e32 0, implicit $exec
|
|
S_ROUND_MODE 3, implicit-def $mode, implicit $mode
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
---
|
|
|
|
name: need_skip_writelane_b32
|
|
body: |
|
|
; CHECK-LABEL: name: need_skip_writelane_b32
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK: S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: $sgpr0 = IMPLICIT_DEF
|
|
; CHECK: $vgpr0 = V_WRITELANE_B32 $sgpr0, 0, $vgpr0
|
|
; CHECK: bb.2:
|
|
; CHECK: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.2
|
|
S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2
|
|
$sgpr0 = IMPLICIT_DEF
|
|
$vgpr0 = V_WRITELANE_B32 $sgpr0, 0, $vgpr0
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|
|
|
|
---
|
|
name: need_skip_readlane_b32
|
|
body: |
|
|
; CHECK-LABEL: name: need_skip_readlane_b32
|
|
; CHECK: bb.0:
|
|
; CHECK: successors: %bb.1(0x40000000), %bb.2(0x40000000)
|
|
; CHECK: S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
; CHECK: bb.1:
|
|
; CHECK: successors: %bb.2(0x80000000)
|
|
; CHECK: $vgpr0 = IMPLICIT_DEF
|
|
; CHECK: $sgpr0 = V_READLANE_B32 $vgpr0, 0
|
|
; CHECK: bb.2:
|
|
; CHECK: S_ENDPGM 0
|
|
bb.0:
|
|
successors: %bb.1, %bb.2
|
|
S_CBRANCH_EXECZ %bb.2, implicit $exec
|
|
|
|
bb.1:
|
|
successors: %bb.2
|
|
$vgpr0 = IMPLICIT_DEF
|
|
$sgpr0 = V_READLANE_B32 $vgpr0, 0
|
|
|
|
bb.2:
|
|
S_ENDPGM 0
|
|
...
|