6599961c17
This patch contains following enhancements to SrcRegMap and DstRegMap:
1 In findOnlyInterestingUse not only check if the Reg is two address usage,
but also check after commutation can it be two address usage.
2 If a physical register is clobbered, remove SrcRegMap entries that are
mapped to it.
3 In processTiedPairs, when create a new COPY instruction, add a SrcRegMap
entry only when the COPY instruction is coalescable. (The COPY src is
killed)
With these enhancements isProfitableToCommute can do better commute decision,
and finally more register copies are removed.
Differential Revision: https://reviews.llvm.org/D108731
151 lines
3.9 KiB
LLVM
151 lines
3.9 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple=x86_64-unknown-linux-gnu %s -o - | FileCheck %s
|
|
|
|
define i32 @xori64i32(i64 %a) {
|
|
; CHECK-LABEL: xori64i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movq %rdi, %rax
|
|
; CHECK-NEXT: sarq $63, %rax
|
|
; CHECK-NEXT: xorl $2147483647, %eax # imm = 0x7FFFFFFF
|
|
; CHECK-NEXT: # kill: def $eax killed $eax killed $rax
|
|
; CHECK-NEXT: retq
|
|
%shr4 = ashr i64 %a, 63
|
|
%conv5 = trunc i64 %shr4 to i32
|
|
%xor = xor i32 %conv5, 2147483647
|
|
ret i32 %xor
|
|
}
|
|
|
|
define i64 @selecti64i64(i64 %a) {
|
|
; CHECK-LABEL: selecti64i64:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movq %rdi, %rax
|
|
; CHECK-NEXT: sarq $63, %rax
|
|
; CHECK-NEXT: xorq $2147483647, %rax # imm = 0x7FFFFFFF
|
|
; CHECK-NEXT: retq
|
|
%c = icmp sgt i64 %a, -1
|
|
%s = select i1 %c, i64 2147483647, i64 -2147483648
|
|
ret i64 %s
|
|
}
|
|
|
|
define i32 @selecti64i32(i64 %a) {
|
|
; CHECK-LABEL: selecti64i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: xorl %ecx, %ecx
|
|
; CHECK-NEXT: testq %rdi, %rdi
|
|
; CHECK-NEXT: setns %cl
|
|
; CHECK-NEXT: movl $-2147483648, %eax # imm = 0x80000000
|
|
; CHECK-NEXT: subl %ecx, %eax
|
|
; CHECK-NEXT: retq
|
|
%c = icmp sgt i64 %a, -1
|
|
%s = select i1 %c, i32 2147483647, i32 -2147483648
|
|
ret i32 %s
|
|
}
|
|
|
|
define i64 @selecti32i64(i32 %a) {
|
|
; CHECK-LABEL: selecti32i64:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: sarl $31, %edi
|
|
; CHECK-NEXT: movslq %edi, %rax
|
|
; CHECK-NEXT: xorq $2147483647, %rax # imm = 0x7FFFFFFF
|
|
; CHECK-NEXT: retq
|
|
%c = icmp sgt i32 %a, -1
|
|
%s = select i1 %c, i64 2147483647, i64 -2147483648
|
|
ret i64 %s
|
|
}
|
|
|
|
|
|
|
|
define i8 @xori32i8(i32 %a) {
|
|
; CHECK-LABEL: xori32i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %edi, %eax
|
|
; CHECK-NEXT: sarl $31, %eax
|
|
; CHECK-NEXT: xorb $84, %al
|
|
; CHECK-NEXT: # kill: def $al killed $al killed $eax
|
|
; CHECK-NEXT: retq
|
|
%shr4 = ashr i32 %a, 31
|
|
%conv5 = trunc i32 %shr4 to i8
|
|
%xor = xor i8 %conv5, 84
|
|
ret i8 %xor
|
|
}
|
|
|
|
define i32 @selecti32i32(i32 %a) {
|
|
; CHECK-LABEL: selecti32i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %edi, %eax
|
|
; CHECK-NEXT: sarl $31, %eax
|
|
; CHECK-NEXT: xorl $84, %eax
|
|
; CHECK-NEXT: retq
|
|
%c = icmp sgt i32 %a, -1
|
|
%s = select i1 %c, i32 84, i32 -85
|
|
ret i32 %s
|
|
}
|
|
|
|
define i8 @selecti32i8(i32 %a) {
|
|
; CHECK-LABEL: selecti32i8:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %edi, %eax
|
|
; CHECK-NEXT: sarl $31, %eax
|
|
; CHECK-NEXT: xorb $84, %al
|
|
; CHECK-NEXT: # kill: def $al killed $al killed $eax
|
|
; CHECK-NEXT: retq
|
|
%c = icmp sgt i32 %a, -1
|
|
%s = select i1 %c, i8 84, i8 -85
|
|
ret i8 %s
|
|
}
|
|
|
|
define i32 @selecti8i32(i8 %a) {
|
|
; CHECK-LABEL: selecti8i32:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: sarb $7, %dil
|
|
; CHECK-NEXT: movsbl %dil, %eax
|
|
; CHECK-NEXT: xorl $84, %eax
|
|
; CHECK-NEXT: retq
|
|
%c = icmp sgt i8 %a, -1
|
|
%s = select i1 %c, i32 84, i32 -85
|
|
ret i32 %s
|
|
}
|
|
|
|
define i32 @icmpasreq(i32 %input, i32 %a, i32 %b) {
|
|
; CHECK-LABEL: icmpasreq:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %esi, %eax
|
|
; CHECK-NEXT: testl %edi, %edi
|
|
; CHECK-NEXT: cmovnsl %edx, %eax
|
|
; CHECK-NEXT: retq
|
|
%sh = ashr i32 %input, 31
|
|
%c = icmp eq i32 %sh, -1
|
|
%s = select i1 %c, i32 %a, i32 %b
|
|
ret i32 %s
|
|
}
|
|
|
|
define i32 @icmpasrne(i32 %input, i32 %a, i32 %b) {
|
|
; CHECK-LABEL: icmpasrne:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %esi, %eax
|
|
; CHECK-NEXT: testl %edi, %edi
|
|
; CHECK-NEXT: cmovsl %edx, %eax
|
|
; CHECK-NEXT: retq
|
|
%sh = ashr i32 %input, 31
|
|
%c = icmp ne i32 %sh, -1
|
|
%s = select i1 %c, i32 %a, i32 %b
|
|
ret i32 %s
|
|
}
|
|
|
|
define i32 @oneusecmp(i32 %a, i32 %b, i32 %d) {
|
|
; CHECK-LABEL: oneusecmp:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: movl %edi, %eax
|
|
; CHECK-NEXT: sarl $31, %eax
|
|
; CHECK-NEXT: xorl $127, %eax
|
|
; CHECK-NEXT: testl %edi, %edi
|
|
; CHECK-NEXT: cmovsl %edx, %esi
|
|
; CHECK-NEXT: addl %esi, %eax
|
|
; CHECK-NEXT: retq
|
|
%c = icmp sle i32 %a, -1
|
|
%s = select i1 %c, i32 -128, i32 127
|
|
%s2 = select i1 %c, i32 %d, i32 %b
|
|
%x = add i32 %s, %s2
|
|
ret i32 %x
|
|
}
|