llvm-project/llvm/unittests/Target/AMDGPU/ExecMayBeModifiedBeforeAnyUse.cpp
Reid Kleckner 89b57061f7 Move TargetRegistry.(h|cpp) from Support to MC
This moves the registry higher in the LLVM library dependency stack.
Every client of the target registry needs to link against MC anyway to
actually use the target, so we might as well move this out of Support.

This allows us to ensure that Support doesn't have includes from MC/*.

Differential Revision: https://reviews.llvm.org/D111454
2021-10-08 14:51:48 -07:00

74 lines
2.4 KiB
C++
Executable File

//===- llvm/unittests/Target/AMDGPU/ExecMayBeModifiedBeforeAnyUse.cpp -----===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
#include "AMDGPUTargetMachine.h"
#include "GCNSubtarget.h"
#include "MCTargetDesc/AMDGPUMCTargetDesc.h"
#include "llvm/CodeGen/MachineModuleInfo.h"
#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/MC/MCTargetOptions.h"
#include "llvm/MC/TargetRegistry.h"
#include "llvm/Support/TargetSelect.h"
#include "llvm/Target/TargetMachine.h"
#include "gtest/gtest.h"
#include <thread>
using namespace llvm;
// implementation is in the llvm/unittests/Target/AMDGPU/DwarfRegMappings.cpp
std::unique_ptr<const GCNTargetMachine>
createTargetMachine(std::string TStr, StringRef CPU, StringRef FS);
TEST(AMDGPUExecMayBeModifiedBeforeAnyUse, TheTest) {
auto TM = createTargetMachine("amdgcn-amd-", "gfx906", "");
if (!TM)
return;
GCNSubtarget ST(TM->getTargetTriple(), std::string(TM->getTargetCPU()),
std::string(TM->getTargetFeatureString()), *TM);
LLVMContext Ctx;
Module Mod("Module", Ctx);
Mod.setDataLayout(TM->createDataLayout());
auto *Type = FunctionType::get(Type::getVoidTy(Ctx), false);
auto *F = Function::Create(Type, GlobalValue::ExternalLinkage, "Test", &Mod);
MachineModuleInfo MMI(TM.get());
auto MF = std::make_unique<MachineFunction>(*F, *TM, ST, 42, MMI);
auto *BB = MF->CreateMachineBasicBlock();
MF->push_back(BB);
auto E = BB->end();
DebugLoc DL;
const auto &TII = *ST.getInstrInfo();
auto &MRI = MF->getRegInfo();
// create machine IR
Register R = MRI.createVirtualRegister(&AMDGPU::SReg_32RegClass);
MachineInstr *DefMI =
BuildMI(*BB, E, DL, TII.get(AMDGPU::S_MOV_B32), R).addImm(42).getInstr();
auto First =
BuildMI(*BB, E, DL, TII.get(AMDGPU::S_NOP)).addReg(R, RegState::Implicit);
BuildMI(*BB, E, DL, TII.get(AMDGPU::S_NOP)).addReg(R, RegState::Implicit);
// this violates the continuous sequence of R's uses for the first S_NOP
First.addReg(R, RegState::Implicit);
#ifdef DEBUG_THIS_TEST
MF->dump();
MRI.dumpUses(R);
#endif
// make sure execMayBeModifiedBeforeAnyUse doesn't crash
ASSERT_FALSE(execMayBeModifiedBeforeAnyUse(MRI, R, *DefMI));
}