Nico Weber bfde70b097 Revert r309923, it caused PR34045. ...

llvm-svn: 309950

2017-08-03 15:41:26 +00:00

..

AArch64

[AArch64] Add Exynos M2 feature test (NFC)

2017-08-02 18:55:34 +00:00

AMDGPU

AMDGPU/GlobalISel: Mark 32-bit G_FMUL as legal

2017-08-02 22:56:30 +00:00

ARM

Revert r309923, it caused PR34045.

2017-08-03 15:41:26 +00:00

AVR

[AVR] Remove the instrumentation pass

2017-07-23 23:39:11 +00:00

BPF

DAG: Undo and->or combine with FrameIndexes

2017-08-02 00:43:42 +00:00

Generic

[TargetPassConfig] Feature generic options to setup start/stop-after/before

2017-07-31 18:24:07 +00:00

Hexagon

[Hexagon] Convert HVX vector constants of i1 to i8

2017-08-01 13:12:53 +00:00

Inputs

…

Lanai

CodeGen: Rename DEBUG_TYPE to match passnames

2017-05-25 21:26:32 +00:00

Mips

[SelectionDAG] Resolve PR33978.

2017-08-03 09:38:46 +00:00

MIR

[MIR] Print target-specific constant pools

2017-08-02 11:09:30 +00:00

MSP430

[DAG] Improve Aliasing of operations to static alloca

2017-07-18 20:06:24 +00:00

Nios2

[Nios2] Target registration

2017-05-29 09:48:30 +00:00

NVPTX

[NVPTX] Add lowering of i128 params.

2017-07-20 21:16:03 +00:00

PowerPC

[Power9] Exploit vector absolute difference instructions on Power 9

2017-08-02 20:07:21 +00:00

SPARC

[SPARC] Clean up the support for disabling fsmuld and fmuls instructions.

2017-07-20 20:09:11 +00:00

SystemZ

[SystemZ] test update

2017-07-21 13:14:17 +00:00

Thumb

[ARM] Allow rematerialization of ARM Thumb literal pool loads

2017-07-14 08:23:56 +00:00

Thumb2

ARM: Do not use llc -march in tests.

2017-08-01 22:20:49 +00:00

WebAssembly

Revert r308273 to reinstate part of r308100.

2017-07-19 04:15:30 +00:00

WinEH

…

X86

[X86] SET0 to use XMM registers where possible PR26018 PR32862

2017-08-03 08:50:18 +00:00

XCore

Delete Default and JITDefault code models

2017-08-03 02:16:21 +00:00