Danila Malyutin c1013a6eee [X86][AArch64] Add additional extract_lowbits test ...

Check that vreg_width-1 mask is only removed for shifts

Differential Revision: https://reviews.llvm.org/D155734

2023-07-20 09:18:19 +03:00

..

AArch64

[X86][AArch64] Add additional extract_lowbits test

2023-07-20 09:18:19 +03:00

AMDGPU

[AMDGPUAttributor][FIX] No endless recursion for recursive initializers

2023-07-19 10:27:01 -07:00

ARC

…

ARM

[CodeGenPrepare] Refactor optimizeSelectInst (NFC)

2023-07-19 18:56:44 +01:00

AVR

[AVR] Expand shifts of all types except int8 and int16

2023-07-19 11:57:00 +08:00

BPF

[llvm] Remove explicit -opaque-pointers flag from tests (NFC)

2023-07-12 14:35:55 +02:00

CSKY

…

DirectX

…

Generic

…

Hexagon

[llvm] Remove explicit -opaque-pointers flag from tests (NFC)

2023-07-12 14:35:55 +02:00

Inputs

…

Lanai

…

LoongArch

[LoongArch] Align functions and loops better according to uarch

2023-07-19 11:25:57 +08:00

M68k

…

Mips

[DAG] More aggressively (extract_vector_elt (build_vector x, y), c) iff element is zero constant

2023-07-18 17:31:34 +01:00

MIR

Revert "[CodeGen] Store SP adjustment in MachineBasicBlock. NFCI."

2023-07-13 14:25:39 +01:00

MLRegalloc

…

MSP430

…

NVPTX

…

PowerPC

[DAGCombiner] Change foldAndOrOfSETCC() to optimize and/or patterns

2023-07-17 17:13:47 -07:00

RISCV

[RISCV] Add a DAG combine for (czero_eq X, (xor Y, 1)) -> (czero_ne X, Y) if Y is 0 or 1.

2023-07-19 12:33:08 -07:00

SPARC

[DAG] More aggressively (extract_vector_elt (build_vector x, y), c) iff element is zero constant

2023-07-18 17:31:34 +01:00

SPIRV

…

SystemZ

…

Thumb

[ARM] don't emit constant pool for Thumb1 XO/stack guard combo

2023-07-19 13:51:43 +01:00

Thumb2

[ARM] Restructure MOVi32imm expansion to not do pointless instructions

2023-07-19 13:56:36 +01:00

VE

…

WebAssembly

Revert "[MachineLICM] Handle Subloops"

2023-07-19 10:30:50 +01:00

WinCFGuard

…

WinEH

…

X86

[X86][AArch64] Add additional extract_lowbits test

2023-07-20 09:18:19 +03:00

XCore

…