shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/mlir/test
History
Eugene Zhulenev 32a744ab20 [mlir] Add linalg.fill bufferization conversion 
`BufferizeAnyLinalgOp` fails because `FillOp` is not a `LinalgGenericOp` and it fails while reading operand sizes attribute.

Reviewed By: nicolasvasilache

Differential Revision: https://reviews.llvm.org/D98671
2021-03-18 13:41:16 -07:00
..
Analysis
[MLIR] Create memref dialect and move dialect-specific ops from std.
2021-03-15 11:14:09 +01:00
Bindings
[mlir][Python] Fix test broken after D98474
2021-03-16 16:52:20 -07:00
CAPI
[mlir][IR] Move the remaining builtin attributes to ODS.
2021-03-16 16:31:53 -07:00
Conversion
[MLIR][OpenMP] Pretty printer and parser for omp.wsloop
2021-03-18 13:37:01 +00:00
Dialect
[mlir] Add linalg.fill bufferization conversion
2021-03-18 13:41:16 -07:00
EDSC
[MLIR] Create memref dialect and move dialect-specific ops from std.
2021-03-15 11:14:09 +01:00
Examples
[MLIR] Create memref dialect and move dialect-specific ops from std.
2021-03-15 11:14:09 +01:00
Integration
[mlir] Add vector op support to cuda-runner including vector.print
2021-03-18 13:03:08 -07:00
Interfaces/DataLayoutInterfaces
[mlir] Introduce data layout modeling subsystem
2021-03-11 16:54:47 +01:00
IR
[mlir][IR] Support parsing hex float values in the DialectSymbolParser
2021-03-17 13:52:32 -07:00
lib
[mlir][ODS] Support specialized Attribute class for Enums
2021-03-17 16:44:24 +03:00
mlir-cpu-runner
[MLIR] Create memref dialect and move dialect-specific ops from std.
2021-03-15 11:14:09 +01:00
mlir-linalg-ods-gen
[mlir][linalg] Add support for using scalar attributes in TC ops.
2021-03-10 01:51:12 -08:00
mlir-opt
[mlir][amx] Add Intel AMX dialect (architectural-specific vector dialect)
2021-03-15 17:59:05 -07:00
mlir-reduce
[MLIR] Create memref dialect and move dialect-specific ops from std.
2021-03-15 11:14:09 +01:00
mlir-rocm-runner
[mlir] NFC: split --shared-libs option into multiple lines.
2021-01-28 18:54:05 +01:00
mlir-spirv-cpu-runner
[mlir] fix SPIR-V CPU and Vulkan runners after e2310704d890ad252aeb1ca28b4b84d29514b1d1
2021-03-15 18:36:58 +01:00
mlir-tblgen
[mlir][ODS] Get rid of limitations in rewriters generator
2021-03-18 12:21:06 +03:00
mlir-translate
[mlir] Print the correct tool name in mlirTranslateMain
2021-01-05 19:17:01 -08:00
mlir-vulkan-runner
[mlir] fix SPIR-V CPU and Vulkan runners after e2310704d890ad252aeb1ca28b4b84d29514b1d1
2021-03-15 18:36:58 +01:00
Pass
Avoid using /dev/null in test
2020-12-30 14:16:13 -08:00
Rewrite
[mlir][PDL] Add support for variadic operands and results in the PDL byte code
2021-03-16 13:20:19 -07:00
SDBM
Remove global dialect registration
2020-10-24 00:35:55 +00:00
Target
Add arm_neon.sdot operation
2021-03-17 08:24:58 -07:00
Transforms
[MLIR] Create memref dialect and move dialect-specific ops from std.
2021-03-15 11:14:09 +01:00
Unit
[lit] Sort test start times based on prior test timing data
2021-03-16 05:23:04 -04:00
APITest.h
Mass update the MLIR license header to mention "Part of the LLVM project"
2020-01-26 03:58:30 +00:00
CMakeLists.txt
[mlir][amx] Add Intel AMX dialect (architectural-specific vector dialect)
2021-03-15 17:59:05 -07:00
lit.cfg.py
[mlir] Move cuda tests
2021-03-03 13:16:51 +01:00
lit.site.cfg.py.in
[mlir][amx] Add Intel AMX dialect (architectural-specific vector dialect)
2021-03-15 17:59:05 -07:00