shylie/llvm-project
1
0
Fork 0
Code Issues Pull Requests Actions 6 Packages Projects Releases Wiki Activity
llvm-project/llvm/test/CodeGen
History
Craig Topper c281a6add5 [RISCV] Add isel pattern for int_riscv_vfmv_s_f with scalar FP constant operand. 
Use vmv_s_x instead of the constant will be materialized in a GPR.

This avoids going from GPR to FPR to vector.

We already did this for RISCVISD::VFMV_S_F_VL and probably we should
just turn int_riscv_vfmv_s_f into RISCVISD::VFMV_S_F_VL, but I'd like
to see some improvements to RISCVInsertVSETVLI first.
2023-11-15 10:51:43 -08:00
..
AArch64
[SDAG] Simplify is-power-of-2 codegen (#72275)
2023-11-15 22:26:34 +09:00
AMDGPU
AMDGPU/SILowerI1Copies process phi incomings in specific order (#72375)
2023-11-15 16:27:51 +01:00
ARC
…
ARM
[SDAG] Simplify is-power-of-2 codegen (#72275)
2023-11-15 22:26:34 +09:00
AVR
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
BPF
[SCEV] Extend isImpliedCondOperandsViaRanges to independent predicates (#71110)
2023-11-07 07:25:47 -08:00
CSKY
[CSKY,test] Update switch.ll
2023-10-31 15:47:05 -07:00
DirectX
[DirectX] Update test after opt learned to infer datalayout (#70726)
2023-10-30 14:04:15 -07:00
Generic
[CodeGen][AArch64] Set min jump table entries to 13 for AArch64 targets (#71166)
2023-11-14 13:00:28 +00:00
Hexagon
[IR] Remove zext and sext constant expressions (#71040)
2023-11-03 10:46:07 +01:00
Inputs
…
Lanai
[test] Change llc -march= to -mtriple= & llvm-mc -arch= to -triple=
2023-09-11 15:11:01 -07:00
LoongArch
[LoongArch] Improve codegen for atomic cmpxchg ops (#69339)
2023-10-19 09:21:51 +08:00
M68k
[GlobalISel][M68k] Update test after 373c343
2023-11-02 03:32:47 +01:00
Mips
[Mips] In LowerShift*Parts, xor with bits-1 instead of -1. (#71149)
2023-11-03 10:08:00 -07:00
MIR
[X86] Support EGPR (R16-R31) for APX (#70958)
2023-11-09 23:39:40 +08:00
MLRegAlloc
Fix error message when regalloc eviction advisor analysis could not be created (#72165)
2023-11-14 11:17:17 -08:00
MSP430
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
NVPTX
[NVPTX] split long-running wmma.py test into smaller chunks. (#72331)
2023-11-15 09:55:47 -08:00
PowerPC
[PowerPC] Forbid f128 SELECT_CC optimized into fsel (#71497)
2023-11-15 12:20:06 +08:00
RISCV
[RISCV] Add isel pattern for int_riscv_vfmv_s_f with scalar FP constant operand.
2023-11-15 10:51:43 -08:00
SPARC
[Sparc] Remove duplicate ALU and SETHI instructions (NFCI) (#66851)
2023-10-10 20:34:20 +03:00
SPIRV
[SPIR-V] Emit proper pointer type for OpenCL kernel arguments (#67726)
2023-10-18 20:51:53 -07:00
SystemZ
[SystemZ] Enable AtomicExpand pass (#70398)
2023-10-31 09:51:06 +01:00
Thumb
Revert "[CodeGen] Really renumber slot indexes before register allocation (#67038)"
2023-10-09 12:31:32 +01:00
Thumb2
[DAG] foldABSToABD - add support for abs(sub(sign_extend_inreg(),sign_extend_inreg())) patterns
2023-11-15 15:49:30 +00:00
VE
BlockFrequencyInfoImpl: Avoid big numbers, increase precision for small spreads
2023-10-24 20:27:39 -07:00
WebAssembly
[IR] Remove zext and sext constant expressions (#71040)
2023-11-03 10:46:07 +01:00
WinCFGuard
…
WinEH
…
X86
[SDAG] Simplify is-power-of-2 codegen (#72275)
2023-11-15 22:26:34 +09:00
XCore
[RegScavenger] Simplify state tracking for backwards scavenging (#71202)
2023-11-08 09:49:07 +00:00